參數(shù)資料
型號(hào): XC4VLX40-10FFG1148C
廠商: Xilinx Inc
文件頁(yè)數(shù): 31/58頁(yè)
文件大小: 0K
描述: IC FPGA VIRTEX-4 40K 1148-FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 4608
邏輯元件/單元數(shù): 41472
RAM 位總計(jì): 1769472
輸入/輸出數(shù): 640
電源電壓: 1.14 V ~ 1.26 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1148-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1148-FCPBGA(35x35)
其它名稱(chēng): 122-1491
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
37
Boundary-Scan Port Timing Specifications
TTAPTCK
TMS and TDI Setup time before TCK
1.0
ns, Min
TTCKTAP
TMS and TDI Hold time after TCK
2.0
ns, Min
TTCKTDO
TCK falling edge to TDO output valid
6.0
ns, Max
FTCK
Maximum configuration TCK clock
frequency
66
MHz, Max
FTCKB
Maximum Boundary-Scan TCK clock
frequency
50
MHz, Max
Dynamic Reconfiguration Port (DRP) for DCM
CLKIN_FREQ_DLL_HF_MS_MAX
Maximum frequency for DCLK
500
450
400
MHz, Max
TDMCCK_DADDR/TDMCKC_DADDR
DADDR Setup/Hold time
0.54
0.00
0.63
0.00
0.72
0.00
ns, Max
TDMCCK_DI/TDMCKC_DI
DI Setup/Hold time
0.54
0.00
0.63
0.00
0.72
0.00
ns, Max
TDMCCK_DEN/TDMCKC_DEN
DEN Setup/Hold time
0.58
0.00
0.58
0.00
0.58
0.00
ns, Max
TDMCCK_DWE/TDMCKC_DWE
DWE Setup/Hold time
0.58
0.00
0.58
0.00
0.58
0.00
ns, Max
TDMCKO_DO
CLK to out of DO(2)
00
0
ns, Max
TDMCKO_DRDY
CLK to out of DRDY
0.68
0.80
0.92
ns, Max
Notes:
1.
TBCCCK_CE and TBCCKC_CE must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters
do not apply to the BUFGMUX_VIRTEX4 primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only
needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.
DO holds until the next DRP operation.
Table 43: Configuration Switching Characteristics (Continued)
Symbol
Description
Speed Grade
Units
-12
-11
-10
相關(guān)PDF資料
PDF描述
SST25VF016B-50-4C-QAF-T IC FLASH SER 16M 50MHZ SPI 8WSON
XC5VLX50-1FF676C IC FPGA VIRTEX-5 50K 676FBGA
XC5VLX30-3FFG324C IC FPGA VIRTEX-5 30K 324FBGA
746881-1 CONN SCREW RETAINERS MALE 2PC
24LC1026T-E/SM IC EEPROM 1024KB 400KHZ 8SOIJ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX40-10FFG1148I 功能描述:IC FPGA VIRTEX-4 LX 40K 1148FBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX40-10FFG668C 功能描述:IC FPGA VIRTEX-4 40K 668-FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX40-10FFG668I 功能描述:IC FPGA VIRTEX-4 LX 40K 668FCBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC4VLX40-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 41472 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX40-11FF1148CES 制造商:Xilinx 功能描述: