- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4158 > XC4013XL-1PQ208C (Xilinx Inc)IC FPGA C-TEMP 3.3V 1SPD 208PQFP PDF資料下載
參數(shù)資料
| 型號： | XC4013XL-1PQ208C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA C-TEMP 3.3V 1SPD 208PQFP |
| 產(chǎn)品變化通告： | Product Discontinuation 27/Apr/2010 |
| 標準包裝： | 1 |
| 系列： | XC4000E/X |
| LAB/CLB數(shù)： | 576 |
| 邏輯元件/單元數(shù)： | 1368 |
| RAM 位總計： | 18432 |
| 輸入/輸出數(shù)： | 160 |
| 門數(shù)： | 13000 |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
R
DS005 (v2.0) March 1, 2013 - Product Specification
6-79
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Product Obsolete/Under Obsolescence
CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Guidelines
Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are
representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the
static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing
parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
XC4000XL devices and are expressed in nanoseconds unless otherwise noted.
CLB RAM Synchronous (Edge-Triggered) Write Timing Waveforms
Dual Port RAM
Speed Grade
-3
-2
--1
-09
-08
Size
Symbol
Min
Max
Min Max Min Max Min Max
Min
Max
Address write cycle time (clock K period)
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
DIN setup time before clock K
DIN hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
16x1
TWCDS
TWPDS
TASDS
TAHDS
TDSDS
TDHDS
TWSDS
TWHDS
TWODS
9.0
4.5
2.5
0
2.5
0
1.8
0
7.8
8.4
4.2
2.0
0
2.3
0
1.7
0
7.3
7.7
3.9
1.7
0
2.0
0
1.6
0
6.7
7.4
3.7
1.7
0
2.0
0
1.6
0
6.7
7.4
3.7
1.6
0
2.0
0
1.6
0
6.6
X6461
WCLK (K)
WE
ADDRESS
DATA IN
DATA OUT
OLD
NEW
T
DSS
T
DHS
T
ASS
T
AHS
T
WSS
T
WPS
T
WHS
T
WOS
T
ILO
T
ILO
WCLK (K)
WE
ADDRESS
DATA IN
T
DSDS
T
DHDS
T
ASDS
T
AHDS
T
WSDS
T
WPDS
T
WHDS
X6474
DATA OUT
OLD
NEW
T
WODS
T
ILO
T
ILO
Single-Port RAM
Dual-Port RAM
相關PDF資料 |
PDF描述 |
|---|---|
| XC4013XL-1PQ160I | IC FPGA I-TEMP 3.3V 1SPD 160PQFP |
| ABB108DHFR | CONN EDGECARD 216POS .050 SMD |
| XC4013XL-1PQ160C | IC FPGA C-TEMP 3.3V 1SPD 160PQFP |
| XC4013XL-1HT176I | IC FPGA I 3.3V 1SPD 176HTQFP |
| XC4013XL-1HT176C | IC FPGA C 3.3V 1SPD 176HTQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC4013XL-1PQ208C-0630 | 制造商:Xilinx 功能描述: |
| XC4013XL-1PQ208C0907 | 制造商:Xilinx 功能描述: |
| XC4013XL-1PQ208I | 功能描述:IC FPGA I-TEMP 3.3V 1SPD 208PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC4000E/X 標準包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計:16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應商設備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4013XL-1PQ208M | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC4000E and XC4000X Series Field Programmable Gate Arrays |
| XC4013XL1PQ240C | 制造商:XILINX 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。