參數資料
型號： XC3SD3400A-4FGG676I
廠商： Xilinx Inc
文件頁數： 2/7頁
文件大?。?/td> 0K
描述： SPARTAN-3ADSP FPGA 3400K 676FBGA
產品培訓模塊： Extended Spartan 3A FPGA Family
標準包裝： 40
系列： Spartan®-3A DSP
LAB/CLB數： 5968
邏輯元件/單元數： 53712
RAM 位總計： 2322432
輸入/輸出數： 469
門數： 3400000
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 676-BGA
供應商設備封裝： 676-FBGA（27x27）
配用： 122-1532-ND - KIT DEVELOPMENT SPARTAN 3ADSP
Extended Spartan-3A Family Overview
DS706 (v1.1) February 2, 2011
Product Specification
2
R
Extended Spartan-3A Family Features
This section describes the features of the Extended Spartan-3A family of FPGAs.
Very low-cost, high-performance logic solution for high-
volume, cost-conscious applications
Use fewer standard components
Increase system reliability
Flexible power management
Low 1.2V core voltage
Selectable I/O voltage with 3.3V, 2.5V, 1.8V, 1.5V,
and 1.2V signaling
Full 3.3V ±10% compatibility and hot swap
compliance
Dual-range auxiliary voltage allows 3.3V setting to
simplify 3.3V-only design
Suspend and hibernate modes reduce system power
Leading connectivity platform
Multi-standard SelectIO interface pins support
most popular and emerging signaling standards
Up to 519 I/O pins or 227 differential signal pairs
LVCMOS, LVTTL, HSTL, SSTL single-ended I/O
Selectable output drive, up to 24 mA per pin
QUIETIO standard reduces I/O switching noise
640+ Mb/s data transfer rate per differential I/O
LVDS, RSDS, mini-LVDS, HSTL/SSTL differential
I/O with integrated differential termination resistors
Enhanced Double Data Rate (DDR) support
Compliant to 32-/64-bit, 33/66 MHz PCI technology
Abundant, flexible logic resources
Densities up to 53,712 logic cells, including
optional shift register or distributed RAM support
Efficient wide multiplexers and wide logic improve
performance and density
Fast look-ahead carry logic
IEEE 1149.1/1532 JTAG programming/debug port
Dedicated resources for high-speed digital signal
processing applications
18-bit by 18-bit multiplier with optional pipeline
250 MHz XtremeDSP DSP48A block in the
largest two devices
-
48-bit accumulator for multiply-accumulate
(MAC) operation
-
Integrated 18-bit pre-adder for multiply or
multiply-add operation
-
Optional cascaded Multiply or MAC
-
Fills the DSP performance gap between DSP
processors and high-end custom solutions
Precise clock management with up to eight Digital
Clock Managers (DCMs)
Clock skew elimination (delay locked loop)
Frequency synthesis, multiplication, division
High-resolution phase shifting
Wide frequency range (5 MHz to over 320 MHz)
Integrated flash memory in Spartan-3AN devices
Up to 16 Mb of internal flash for configuration and
application storage
Up to 11 Mb of user storage available for
embedded processing, code shadowing, or
scratchpad memory
Enables single-chip board designs for space-
conscious applications
Enhanced design security with flash memory
protection and security register
Eight low-skew global clock networks, eight additional
clocks per half device, plus abundant low-skew routing
Hierarchical SelectRAM memory architecture
Up to 2.2 Mb of fast block RAM with byte write
enables for processor applications
Up to 373 Kb of efficient distributed RAM
External DDR/DDR2 SDRAM support up to
400 Mb/s
Configuration interface to industry-standard PROMs
Low-cost, space-saving SPI serial flash PROM
x8 or x8/x16 parallel NOR flash PROM
Low-cost Xilinx Platform Flash with JTAG
Load multiple bitstreams under FPGA control with
MultiBoot capability
Complete Xilinx ISE and free WebPACK development
system software support
Industry’s most comprehensive IP library
MicroBlaze and PicoBlaze embedded processors
Integrate soft processor into FPGA to reduce Bill of
Materials
Reduce obsolescence risks with soft processors
Low-cost QFP and BGA packaging, Pb-free options
Common footprints support easy density migration
Low-cost starter kits from Xilinx, distributors, and third
parties
Complete starter kits designed for cost-sensitive,
high-volume applications with design examples
XA versions available for Automotive applications
相關PDF資料
PDF描述
XC4036XLA-09HQ240C IC FPGA C 2.5V 288 I/O 240HQFP
XC4062XL-09HQ240C IC FPGA C-TEMP 3.3V 240-HQFP
XC4085XL-3BG560I IC FPGA I-TEMP 3.3V 3SPD 560MBGA
XC4VLX100-10FFG1513C IC FPGA VIRTEX-4 100K 1513-FBGA
XC4VLX25-12FFG676C IC FPGA VIRTEX-4 LX 25K 676-FBGA
相關代理商/技術參數
參數描述
XC3SD3400A-5CS484C 功能描述:SPARTAN-3ADSP FPGA 3400K 484CSA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A DSP 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC3SD3400A-5CSG484C 功能描述:SPARTAN-3ADSP FPGA 3400K 484CSA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A DSP 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27）
XC3SD3400A-5FG676C 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A DSP 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC3SD3400A-5FGG676C 功能描述:SPARTAN-3ADSP FPGA 3400K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A DSP 產品變化通告:Step Intro and Pkg Change 11/March/2008 標準包裝:1 系列:Virtex®-5 SXT LAB/CLB數:4080 邏輯元件/單元數:52224 RAM 位總計:4866048 輸入/輸出數:480 門數:- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應商設備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC40 DO NOT USE## 制造商:Xilinx 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*