參數(shù)資料
型號(hào): XC3S1000-4CP132C
廠商: XILINX INC
元件分類(lèi): FPGA
英文描述: Spartan-3 FPGA Family: Complete Data Sheet
中文描述: FPGA, 192 CLBS, 50000 GATES, PBGA132
封裝: CSP-132
文件頁(yè)數(shù): 86/198頁(yè)
文件大?。?/td> 1605K
代理商: XC3S1000-4CP132C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
Spartan-3 FPGA Family: DC and Switching Characteristics
DS099-3 (v1.5) December 17, 2004
Advance Product Specification
39
www.xilinx.com
39
R
Revision History
The Spartan-3 Family Data Sheet
DS099-1
,
Spartan-3 FPGA Family:
Introduction and Ordering Information
(Module 1)
DS099-2,
Spartan-3 FPGA Family:
Functional Description
(Module 2)
DS099-3,
Spartan-3 FPGA Family: DC and Switching Characteristics
(Module 3)
DS099-4
,
Spartan-3 FPGA Family:
Pinout Descriptions
(Module 4)
Date
Version No.
Description
04/11/03
1.0
Initial Xilinx release.
07/11/03
1.1
Extended Absolute Maximum Rating for junction temperature in
Table 1
. Added numbers for
typical quiescent supply current (
Table 7
) and DLL timing.
02/06/04
1.2
Revised V
IN
maximum rating (
Table 1
). Added power-on requirements (
Table 3
), leakage
current number (
Table 6
), and differential output voltage levels (
Table 11
) for Rev. 0. Published
new quiescent current numbers (
Table 7
). Updated pull-up and pull-down resistor strengths
(
Table 6
). Added LVDCI_DV2 and LVPECL standards (
Table 10
and
Table 11
). Changed
CCLK setup time (
Table 35
and
Table 36
).
03/04/04
1.3
Added timing numbers from v1.29 speed files as well as DCM timing (
Table 28
through
Table 33
).
08/24/04
1.4
Added reference to errata documents on
page 1
. Clarified Absolute Maximum Ratings and
added ESD information (
Table 1
). Explained V
CCO
ramp time measurement (
Table 3
). Clarified
I
L
specification (
Table 6
). Updated quiescent current numbers and added information on
power-on and surplus current (
Table 7
). Adjusted V
REF
range for HSTL_III and HSTL_I_18 and
changed V
IH
min for LVCMOS12 (
Table 8
). Added note limiting V
TT
range for SSTL2_II signal
standards (
Table 9
). Calculated V
OH
and V
OL
levels for differential standards (
Table 11
).
Updated Switching Characteristics with speed file v1.32 (
Table 13
through
Table 21
and
Table 24
through
Table 27
). Corrected IOB test conditions (
Table 14
). Updated DCM timing
with latest characterization data (
Table 28
through
Table 32
). Improved DCM CLKIN pulse
width specification (
Table 28
). Recommended use of Virtex-II Jitter calculator (
Table 31
).
Improved DCM PSCLK pulse width specification (
Table 32
). Changed Phase Shifter lock time
parameter (
Table 33
). Because the BitGen option
Centered_x#_y#
is not necessary for
Variable Phase Shift mode, removed BitGen command table and referring text. Adjusted
maximum CCLK frequency for the slave serial and parallel configuration modes (
Table 35
).
Inverted CCLK waveform (
Figure 6
). Adjusted JTAG setup times (
Table 37
).
12/17/04
1.5
Updated timing parameters to match v1.35 speed file. Improved V
CCO
ramp time specification
(
Table 3
). Added a note limiting the rate of change of V
CCAUX
(
Table 5
). Added typical
quiescent current values for the XC3S2000, XC3S4000, and XC3S5000 (
Table 7
). Increased
I
OH
and I
OL
for SSTL2-I and SSTL2-II standards (
Table 9
). Added SSO guidelines for the VQ,
TQ, and PQ packages as well as edited SSO guidelines for the FT and FG packages
(
Table 23
). Added maximum CCLK frequencies for configuration using compressed bitstreams
(
Table 35
and
Table 36
). Added specifications for the HSLVDCI standards (
Table 8
,
Table 9
,
Table 17
,
Table 20
,
Table 21
, and
Table 23
).
相關(guān)PDF資料
PDF描述
XC3S1000-4CP132I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132I Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4PQ208C Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4PQ208I Spartan-3 FPGA Family: Complete Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3S1000-4CP132I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA
XC3S1000-4CPG132C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4CPG132I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA Family: Complete Data Sheet
XC3S1000-4FG1156C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA Family : Complete Data Sheet
XC3S1000-4FG1156I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-3 FPGA