1. At power-up, VCC" />
參數(shù)資料
型號(hào): XC3190A-3PQ160C
廠商: Xilinx Inc
文件頁數(shù): 17/76頁
文件大?。?/td> 0K
描述: IC LOGIC CL ARRAY 9000GAT 160PQF
產(chǎn)品變化通告: XC4000XL/E, XC9500XV, XC3100A Discontinuance 12/Apr/2010
標(biāo)準(zhǔn)包裝: 24
系列: XC3000A/L
LAB/CLB數(shù): 320
RAM 位總計(jì): 64160
輸入/輸出數(shù): 138
門數(shù): 6000
電源電壓: 4.25 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 160-BQFP
供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
其它名稱: 122-1047
R
XC3000 Series Field Programmable Gate Arrays
7-26
November 9, 1998 (Version 3.1)
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is
High.
3. Master-serial-mode timing is based on slave-mode testing.
Figure 24: Master Serial Mode Programming Switching Characteristics
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
TDSCK
2
TCKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Description
Symbol
Min
Max
Units
CCLK
Data In setup
1
TDSCK
60
ns
Data In hold
2
CKDS
0ns
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC3164A-3PC84C IC LOGIC CL ARRAY 6400GAT 84PLCC
AMC36DRYN-S13 CONN EDGECARD 72POS .100 EXTEND
XC3142A-3PQ100C IC LOGIC CL ARRAY 4200GAT 100PQF
AMC36DRYH-S13 CONN EDGECARD 72POS .100 EXTEND
XC3130A-3PQ100C IC LOGIC CL ARRAY 3000GAT 100PQF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3190A-3PQ160C0262 制造商:Xilinx 功能描述:
XC3190A-3PQ160I 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-3PQ208C 制造商:Xilinx 功能描述:
XC3190A-3PQ208I 制造商:Xilinx 功能描述:
XC3190A-3TQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)