參數(shù)資料
型號(hào): XC3000LSERIES
廠商: Xilinx, Inc.
英文描述: Field Programmable Gate Arrays
中文描述: 現(xiàn)場(chǎng)可編程門陣列
文件頁數(shù): 64/76頁
文件大?。?/td> 731K
代理商: XC3000LSERIES
R
November 9, 1998 (Version 3.1)
7-69
XC3000 Series Field Programmable Gate Arrays
7
XC3000 Series 100-Pin QFP Pinouts
XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts
Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs.
Programmed outputs are default slew-rate limited.
* This table describes the pinouts of three different chips in three different packages. The pin-description column lists 100 of
the 118 pads on the XC3042A that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not
exist on the XC3030A, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads,
indicated by single or double asterisks, do not exist on the XC3020A, which has 74 pads; therefore, the corresponding pins
have no connections. (See table on page 65.)
Pin No.
XC3020A
XC3030A
XC3042A
Pin No.
XC3020A
XC3030A
XC3042A
Pin No.
XC3020A
XC3030A
XC3042A
PQFP
TQFP
VQFP
PQFP
TQFP
VQFP
PQFP
TQFP
VQFP
16
13
GND
50
47
I/O*
84
81
I/O*
17
14
A13-I/O
51
48
I/O*
85
82
I/O*
18
15
A6-I/O
52
49
M1-RD
86
83
I/O
19
16
A12-I/O
53
50
GND*
87
84
D5-I/O
20
17
A7-I/O
54
51
MO-RT
88
85
CS0-I/O
21
18
I/O*
55
52
VCC*
89
86
D4-I/O
22
19
I/O*
56
53
M2-I/O
90
87
I/O
23
20
A11-I/O
57
54
HDC-I/O
91
88
VCC
24
21
A8-I/O
58
55
I/O
92
89
D3-I/O
25
22
A10-I/O
59
56
LDC-I/O
93
90
CS1-I/O
26
23
A9-I/O
60
57
I/O*
94
91
D2-I/O
27
24
VCC*
61
58
I/O*
95
92
I/O
28
25
GND*
62
59
I/O
96
93
I/O*
29
26
PWRDN
63
60
I/O
97
94
I/O*
30
27
TCLKIN-I/O
64
61
I/O
98
95
D1-I/O
31
28
I/O**
65
62
INIT-I/O
99
96
RDY/BUSY-RCLK-I/O
32
29
I/O*
66
63
GND
100
97
DO-DIN-I/O
33
30
I/O*
67
64
I/O
1
98
DOUT-I/O
34
31
I/O
68
65
I/O
2
99
CCLK
35
32
I/O
69
66
I/O
3
100
VCC*
36
33
I/O
70
67
I/O
4
1
GND*
37
34
I/O
71
68
I/O
5
2
AO-WS-I/O
38
35
I/O
72
69
I/O
6
3
A1-CS2-I/O
39
36
I/O
73
70
I/O
7
4
I/O**
40
37
I/O
74
71
I/O*
8
5
A2-I/O
41
38
VCC
75
72
I/O*
9
6
A3-I/O
42
39
I/O
76
73
XTL2-I/O
10
7
I/O*
43
40
I/O
77
74
GND*
11
8
I/O*
44
41
I/O
78
75
RESET
12
9
A15-I/O
45
42
I/O
79
76
VCC*
13
10
A4-I/O
46
43
I/O
80
77
DONE-PG
14
11
A14-I/O
47
44
I/O
81
78
D7-I/O
15
12
A5-I/O
48
45
I/O
82
79
BCLKIN-XTL1-I/O
49
46
I/O
83
80
D6-I/O
相關(guān)PDF資料
PDF描述
XC3020A7PC68I IC-SMD-FPGA
XC3064A-6PQ160C Field Programmable Gate Array (FPGA)
XC3064A-7PQ160I Field Programmable Gate Array (FPGA)
XC4000XLASERIES Field Programmable Gate Arrays
XC4013E-1CB240M Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3020 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3020-100CB100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CB100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CB100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CQ100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)