參數(shù)資料
型號(hào): XC3000LSERIES
廠商: Xilinx, Inc.
英文描述: Field Programmable Gate Arrays
中文描述: 現(xiàn)場(chǎng)可編程門(mén)陣列
文件頁(yè)數(shù): 17/76頁(yè)
文件大?。?/td> 731K
代理商: XC3000LSERIES
R
XC3000 Series Field Programmable Gate Arrays
7-26
November 9, 1998 (Version 3.1)
Notes:
1. At power-up, VCC must rise from 2.0 V to VCC min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until VCC has reached 4.0 V (2.5 V for the XC3000L). A very long VCC rise time of >100 ms, or a
non-monotonically rising VCC may require >6-s High level on RESET, followed by a >6-s Low level on RESET and D/P
after VCC has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is
High.
3. Master-serial-mode timing is based on slave-mode testing.
Figure 24: Master Serial Mode Programming Switching Characteristics
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
TDSCK
2
TCKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Description
Symbol
Min
Max
Units
CCLK
Data In setup
1
TDSCK
60
ns
Data In hold
2
CKDS
0ns
相關(guān)PDF資料
PDF描述
XC3020A7PC68I IC-SMD-FPGA
XC3064A-6PQ160C Field Programmable Gate Array (FPGA)
XC3064A-7PQ160I Field Programmable Gate Array (FPGA)
XC4000XLASERIES Field Programmable Gate Arrays
XC4013E-1CB240M Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3020 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3020-100CB100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CB100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CB100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3020-100CQ100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)