參數(shù)資料
型號: XC2S150-6FG456C
廠商: Xilinx Inc
文件頁數(shù): 42/99頁
文件大小: 0K
描述: IC FPGA 2.5V C-TEMP 456-FBGA
標準包裝: 60
系列: Spartan®-II
LAB/CLB數(shù): 864
邏輯元件/單元數(shù): 3888
RAM 位總計: 49152
輸入/輸出數(shù): 260
門數(shù): 150000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 456-BBGA
供應商設備封裝: 456-FBGA
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
47
R
SSTL2_I
A sample circuit illustrating a valid termination technique for
SSTL2_I appears in Figure 49. DC voltage specifications
appear in Table 27 for the SSTL2_I standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics
SSTL2 Class II
A sample circuit illustrating a valid termination technique for
SSTL2_II appears in Figure 50. DC voltage specifications
appear in Table 28 for the SSTL2_II standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
Figure 49: Terminated SSTL2 Class I
Table 27: SSTL2_I Voltage Specifications
Parameter
Min
Typ
Max
VCCO
2.3
2.5
2.7
VREF = 0.5 × VCCO
1.15
1.25
1.35
VTT = VREF + N(1)
1.11
1.25
1.39
VIH ≥ VREF + 0.18
1.33
1.43
3.0(2)
VIL ≤ VREF – 0.18
–0.3(3)
1.07
1.17
VOH ≥ VREF + 0.61
1.76
-
VOL ≤ VREF – 0.61
-
0.74
IOH at VOH (mA)
–7.6
-
IOL at VOL (mA)
7.6
-
Notes:
1.
N must be greater than or equal to –0.04 and less than or
equal to 0.04.
2.
VIH maximum is VCCO + 0.3.
3.
VIL minimum does not conform to the formula.
VREF = 1.25V
VCCO = 2.5V
50
Ω
Z = 50
SSTL2 Class I
DS001_49_061200
VTT = 1.25V
25
Ω
Figure 50: Terminated SSTL2 Class II
Table 28: SSTL2_II Voltage Specifications
Parameter
Min
Typ
Max
VCCO
2.3
2.5
2.7
VREF = 0.5 × VCCO
1.15
1.25
1.35
VTT = VREF + N(1)
1.11
1.25
1.39
VIH ≥ VREF + 0.18
1.33
1.43
3.0(2)
VIL ≤ VREF – 0.18
–0.3(3)
1.07
1.17
VOH ≥ VREF + 0.8
1.95
-
VOL ≤ VREF - 0.8
-
0.55
IOH at VOH (mA)
–15.2
-
IOL at VOL (mA)
15.2
-
Notes:
1.
N must be greater than or equal to –0.04 and less than or
equal to 0.04.
2.
VIH maximum is VCCO + 0.3.
3.
VIL minimum does not conform to the formula.
VREF = 1.25V
VCCO = 2.5V
50
Ω
Z = 50
SSTL2 Class II
DS001_50_061200
VTT = 1.25V
50
Ω
VTT = 1.25V
25
Ω
相關PDF資料
PDF描述
745530-3 CONN BACK COVER SLIDE ON DB25
93AA86A-I/MS IC EEPROM 16KBIT 2048X8 8-MSOP
XC2S150-5FG456I IC FPGA 2.5V I-TEMP 456-FBGA
XC3S500E-4FG320I IC FPGA SPARTAN 3E 320FBGA
25LC040AT-I/MNY IC EEPROM SER 4K 512X8 8TDFN
相關代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S150-6FG456I 制造商:Xilinx 功能描述:
XC2S150-6FGG256C 制造商:Xilinx 功能描述:FPGA SPARTAN-II 150K GATES 3888 CELLS 263MHZ 2.5V 256FBGA - Trays 制造商:Xilinx 功能描述:FPGA, 864 CLBS, 150000 GATES, 263 MHz, PBGA256
XC2S150-6FGG256I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-6FGG456C 制造商:Xilinx 功能描述:FPGA SPARTAN-II 150K GATES 3888 CELLS 263MHZ 2.5V 456FBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 260 I/O 456FBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN-2C 150K 456FBGA
XC2S150-6FGG456I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family