參數(shù)資料
型號(hào): XA3S250E-4PQG208Q
廠商: Xilinx Inc
文件頁數(shù): 26/37頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3E 250K 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: Spartan®-3E XA
LAB/CLB數(shù): 612
邏輯元件/單元數(shù): 5508
RAM 位總計(jì): 221184
輸入/輸出數(shù): 158
門數(shù): 250000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
DS635 (v2.0) September 9, 2009
Product Specification
32
R
Slave Parallel Mode Timing
Table 39: Timing for the Slave Parallel Configuration Mode
Symbol
Description
-4 Speed Grade
Units
Min
Max
Clock-to-Output Times
TSMCKBY
The time from the rising transition on the CCLK pin to a signal transition at the
BUSY pin
-12.0
ns
Setup Times
TSMDCC
The time from the setup of data at the D0-D7 pins to the active edge the CCLK
pin
11.0
-ns
TSMCSCC
Setup time on the CSI_B pin before the active edge of the CCLK pin
10.0
-ns
TSMCCW(2)
Setup time on the RDWR_B pin before active edge of the CCLK pin
23.0
-ns
Hold Times
TSMCCD
The time from the active edge of the CCLK pin to the point when data is last
held at the D0-D7 pins
1.0
-ns
TSMCCCS
The time from the active edge of the CCLK pin to the point when a logic level
is last held at the CSO_B pin
0
-ns
TSMWCC
The time from the active edge of the CCLK pin to the point when a logic level
is last held at the RDWR_B pin
0
-ns
Clock Timing
TCCH
The High pulse width at the CCLK input pin
5
-ns
TCCL
The Low pulse width at the CCLK input pin
5
-ns
FCCPAR
Frequency of the clock
signal at the CCLK input
pin
No bitstream
compression
Not using the BUSY pin(2)
050
MHz
Using the BUSY pin
0
66
MHz
With bitstream compression
0
20
MHz
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 6.
2.
In the Slave Parallel mode, it is necessary to use the BUSY pin when the CCLK frequency exceeds this maximum specification.
3.
Some Xilinx documents refer to Parallel modes as “SelectMAP” modes.
相關(guān)PDF資料
PDF描述
HMC49DRXN-S734 CONN EDGECARD 98POS DIP .100 SLD
XA6SLX16-2FTG256I IC FPGA SPARTAN 6 14K 256FTGBGA
HMC49DRXH-S734 CONN EDGECARD 98POS DIP .100 SLD
XA6SLX16-2CSG225I IC FPGA SPARTAN 6 14K 225CSGBGA
XC3S400A-5FGG400C IC SPARTAN-3A FPGA 400K 400FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S250E-4TQG144I 功能描述:IC FPGA SPARTAN-3E 250K 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4TQG144Q 功能描述:IC FPGA SPARTAN-3E 250K 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4VQG100I 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4VQG100Q 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S400-4FGG456I 功能描述:IC FPGA SPARTAN-3 400K 456-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)