DS635 (v2.0) September 9, 2009
Product Specification
10
R
ICCAUXQ
Quiescent VCCAUX
supply current
XA3S100E
13
22
mA
XA3S250E
26
43
mA
XA3S500E
34
63
mA
XA3S1200E
59
100
mA
XA3S1600E
86
150
mA
Notes:
1.
The numbers in this table are based on the conditions set forth in
Table 6.
2.
Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads
disabled. Typical values are characterized using typical devices at room temperature (TJ of 25°C at VCCINT = 1.2 V, VCCO = 3.3V, and
VCCAUX = 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum
voltage limits with VCCINT = 1.26V, VCCO = 3.465V, and VCCAUX = 2.625V. The FPGA is programmed with a “blank” configuration data file
(i.e., a design with no functional elements instantiated). For conditions other than those described above, (e.g., a design including functional
elements), measured quiescent current levels may be different than the values in the table. For more accurate estimates for a specific
design, use the Xilinx XPower tools.
3.
There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The
Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates.
4.
The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.
Table 8: Quiescent Supply Current Characteristics (Continued)
Symbol
Description
Device
I-Grade Maximum
Q-Grade
Maximum
Units