參數(shù)資料
型號: XA3S250E-4PQG208Q
廠商: Xilinx Inc
文件頁數(shù): 15/37頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3E 250K 208-PQFP
標準包裝: 24
系列: Spartan®-3E XA
LAB/CLB數(shù): 612
邏輯元件/單元數(shù): 5508
RAM 位總計: 221184
輸入/輸出數(shù): 158
門數(shù): 250000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
DS635 (v2.0) September 9, 2009
Product Specification
22
R
Clock Buffer/Multiplexer Switching Characteristics
18 x 18 Embedded Multiplier Timing
Table 23: Clock Distribution Switching Characteristics
Description
Symbol
Maximum
Units
-4 Speed Grade
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output
delay
TGIO
1.46
ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1
inputs. Same as BUFGCE enable CE-input
TGSI
0.63
ns
Frequency of signals distributed on global buffers (all sides)
FBUFG
311
MHz
Table 24: 18 x 18 Embedded Multiplier Timing
Symbol
Description
-4 Speed Grade
Units
Min
Max
Combinatorial Delay
TMULT
Combinatorial multiplier propagation delay from the A and B inputs to
the P outputs, assuming 18-bit inputs and a 36-bit product (AREG,
BREG, and PREG registers unused)
-4.88(1)
ns
Clock-to-Output Times
TMSCKP_P
Clock-to-output delay from the active transition of the CLK input to valid
data appearing on the P outputs when using the PREG register(2)
-1.10
ns
TMSCKP_A
TMSCKP_B
Clock-to-output delay from the active transition of the CLK input to valid
data appearing on the P outputs when using either the AREG or BREG
register(3)
-4.97
ns
Setup Times
TMSDCK_P
Data setup time at the A or B input before the active transition at the
CLK when using only the PREG output register (AREG, BREG
registers unused)(2)
3.98
-ns
TMSDCK_A
Data setup time at the A input before the active transition at the CLK
when using the AREG input register(3)
0.23
-ns
TMSDCK_B
Data setup time at the B input before the active transition at the CLK
when using the BREG input register(3)
0.39
-ns
Hold Times
TMSCKD_P
Data hold time at the A or B input before the active transition at the CLK
when using only the PREG output register (AREG, BREG registers
unused)(2)
-0.97
TMSCKD_A
Data hold time at the A input before the active transition at the CLK
when using the AREG input register(3)
0.04
TMSCKD_B
Data hold time at the B input before the active transition at the CLK
when using the BREG input register(3)
0.05
相關(guān)PDF資料
PDF描述
HMC49DRXN-S734 CONN EDGECARD 98POS DIP .100 SLD
XA6SLX16-2FTG256I IC FPGA SPARTAN 6 14K 256FTGBGA
HMC49DRXH-S734 CONN EDGECARD 98POS DIP .100 SLD
XA6SLX16-2CSG225I IC FPGA SPARTAN 6 14K 225CSGBGA
XC3S400A-5FGG400C IC SPARTAN-3A FPGA 400K 400FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S250E-4TQG144I 功能描述:IC FPGA SPARTAN-3E 250K 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4TQG144Q 功能描述:IC FPGA SPARTAN-3E 250K 144-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4VQG100I 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4VQG100Q 功能描述:IC FPGA SPARTAN-3E 250K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S400-4FGG456I 功能描述:IC FPGA SPARTAN-3 400K 456-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3 XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)