參數(shù)資料
型號: XA3S1200E-4FTG256Q
廠商: Xilinx Inc
文件頁數(shù): 13/37頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN3E 1200K 256FTBGA
標(biāo)準(zhǔn)包裝: 90
系列: Spartan®-3E XA
LAB/CLB數(shù): 8672
邏輯元件/單元數(shù): 19512
RAM 位總計: 516096
輸入/輸出數(shù): 190
門數(shù): 1200000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-FTBGA
DS635 (v2.0) September 9, 2009
Product Specification
20
R
Configurable Logic Block Timing
Table 20: CLB (SLICEM) Timing
Symbol
Description
-4 Speed Grade
Units
Min
Max
Clock-to-Output Times
TCKO
When reading from the FFX (FFY) Flip-Flop, the time from the active
transition at the CLK input to data appearing at the XQ (YQ) output
-0.60
ns
Setup Times
TAS
Time from the setup of data at the F or G input to the active transition
at the CLK input of the CLB
0.52
-ns
TDICK
Time from the setup of data at the BX or BY input to the active
transition at the CLK input of the CLB
1.81
-ns
Hold Times
TAH
Time from the active transition at the CLK input to the point where
data is last held at the F or G input
0
-ns
TCKDI
Time from the active transition at the CLK input to the point where
data is last held at the BX or BY input
0
-ns
Clock Timing
TCH
The High pulse width of the CLB’s CLK signal
0.80
-ns
TCL
The Low pulse width of the CLK signal
0.80
-ns
FTOG
Toggle frequency (for export control)
0
572
MHz
Propagation Times
TILO
The time it takes for data to travel from the CLB’s F (G) input to the X
(Y) output
-0.76
ns
Set/Reset Pulse Width
TRPW_CLB
The minimum allowable pulse width, High or Low, to the CLB’s SR
input
1.80
-ns
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 6.
相關(guān)PDF資料
PDF描述
QLOCKPOST-3 QUICK LOCK .059-0.071" 4-40 KIT
ACC43DRAH-S734 CONN EDGECARD 86POS .100 R/A PCB
FMC15DREI-S13 CONN EDGECARD 30POS .100 EXTEND
93AA66T/SN IC EEPROM 4KBIT 2MHZ 8SOIC
93AA56T/SN IC EEPROM 2KBIT 2MHZ 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S1400A 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3A Automotive FPGA Family Data Sheet
XA3S1400A-4FGG484I 功能描述:IC FPGA SPARTAN3A 1400K 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1400A-4FGG484Q 功能描述:IC FPGA SPARTAN3A 1400K 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1500-4FGG456I 功能描述:IC FPGA SPARTAN-3 1.5M 456-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3 XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XA3S1500-4FGG676I 功能描述:IC FPGA SPARTAN-3 1.5M 676-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3 XA 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5