- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2120 > X98027L128-3.3-Z (Intersil)IC TRPL VID DIGITIZER 128MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | X98027L128-3.3-Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 2/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TRPL VID DIGITIZER 128MQFP |
| 標(biāo)準(zhǔn)包裝： | 660 |
| 類型： | 視頻數(shù)字轉(zhuǎn)換器 |
| 應(yīng)用： | 監(jiān)控器，電視 |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
10
FN8221.3
March 8, 2006
HSOUT
125
3.3V digital output. HSYNC output aligned with pixel data. Use this output to frame the digital output data.
This output is always purely horizontal sync (without any composite sync signals)
VSOUT
126
3.3V digital output.Artificial VSYNC output aligned with pixel data. VSYNC is generated 8 pixel clocks after
the trailing edge of HSOUT. This signal is usually not needed - use VSYNCOUT as VSYNC source.
HSYNCOUT
127
3.3V digital output. Buffered HSYNC (or SOG or CSYNC) output. This is typically used to measure HSYNC
period. HSOUT should be used to detect the beginning of a line. This output will pass composite sync signals
and Macrovision signals if present on HSYNCIN or SOGIN.
VSYNCOUT
128
3.3V digital output. Buffered VSYNC output. For composite sync signals, this output will be asserted for the
duration of the disruption of the normal HSYNC pattern. This is typically used to detect the beginning of a
frame and measure the VSYNC period.
VA
6, 11, 18, 20,
29, 35
Power supply for the analog section. Connect to a 3.3V supply and bypass each pin to GNDA with 0.1F.
GNDA
3, 5, 8, 10, 15,
17, 21, 23, 27,
30, 36
Ground return for VA and VBYPASS.
VD
54, 67, 77, 89,
99, 111, 124
Power supply for all digital I/Os. Connect to a 3.3V supply and bypass each pin to GNDD with 0.1F.
GNDD
32, 43, 51, 53,
66, 76, 78, 88,
98, 108, 110,
120, 123
Ground return for VD, VCORE, VCOREADC, and VPLL.
VX
38
Power supply for crystal oscillator. Connect to a 3.3V supply and bypass to GNDX with 0.1F.
GNDX
37
Ground return for VX.
VBYPASS
4, 9, 16
Bypass these pins to GNDA with 0.1F. Do not connect these pins to each other or anything else.
VREGIN
65
3.3V input voltage for VCORE voltage regulator. Connect to a 3.3V source, and bypass to GNDD with 0.1F.
VREGOUT
64
Regulated output voltage for VPLL, VCOREADC and VCORE; typically 1.9V. Connect only to VPLL,
VCOREADC and VCORE and bypass at input pins as instructed below. Do not connect to anything else - this
output can only supply power to VPLL, VCOREADC and VCORE.
VCOREADC
31
Internal power for the ADC’s digital logic. Connect to VREGOUT through a 10 resistor and bypass to GNDD
with 0.1F.
VPLL
42
Internal power for the PLL’s digital logic. Connect to VREGOUT through a 10 resistor and bypass to GNDD
with 0.1F.
VCORE
52, 79, 109
Internal power for core logic. Connect to VREGOUT and bypass each pin to GNDD with 0.1F.
NC
1, 2, 63
Reserved. Do not connect anything to these pins.
Pin Descriptions (Continued)
SYMBOL
PIN
DESCRIPTION
X98027
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC25BS5001MR-G | IC CLK BUFFER PLL SOT26 |
| XC25BS7001ER-G | IC CLK GENERATOR PLL USP-6C |
| XC68C812A4PVE5 | MCU 16BIT LOW VOLT 112-LQFP |
| XC74UL00AANR | IC GATE NAND 2-INP 25SSOT |
| XC74UL02AANR | IC GATE NOR 2-INP SSOT25 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X-98-499 | 制造商:Brady Corporation 功能描述:Labels External Width:1" |
| X9905753 | 制造商:Belden Inc 功能描述:BOND CLAMP (FINISH GOOD) |
| X9905754 | 制造商:Belden Inc 功能描述:BOND CLAMP (FINISH GOOD) |
| X99284-V3 | 制造商:HONEYWELL 制造商全稱:Honeywell Solid State Electronics Center 功能描述:NO HOLES IN TERMINALS TERMINALS ARE PLATED SWITCH MATERIALS WILL WITHSTAND TEMPERATURE OF 300 |
| X9C102 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digitally Controlled Pot (XDCP) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。