- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372540 > x9440 Dual Digitally-Controlled (EEPOT) Potentiometer & Voltage Comparator(雙數(shù)控電位器和電壓比較器) PDF資料下載
參數(shù)資料
| 型號： | x9440 |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Dual Digitally-Controlled (EEPOT) Potentiometer & Voltage Comparator(雙數(shù)控電位器和電壓比較器) |
| 中文描述： | 雙數(shù)字控制（EEPOT）電位 |
| 文件頁數(shù)： | 2/22頁 |
| 文件大?。?/td> | 146K |
| 代理商： | X9440 |
X9440
Characteristics subject to change without notice.
2 of 22
REV 1.0 2/27/01
www.xicor.com
PIN DESCRIPTIONS
Host Interface Pins
Serial Output (SO)
SO is a push/pull serial data output pin. During a read
cycle, data is shifted out on this pin. Data is clocked out
by the falling edge of the serial clock.
Serial Input (SI)
SI is the serial data input pin. All opcodes, byte
addresses and data to be written to the pots and pot
registers are input on this pin. Data is latched by the
rising edge of the serial clock.
Serial Clock (SCK)
The SCK input is used to clock data into and out of the
X9440.
Chip Select (CS)
When CS is HIGH, the X9440 is deselected and the
SO pin is at high impedance, and (unless an internal
write cycle is underway) the device will be in the
standby state. CS LOW enables the X9440, placing it
in the active power mode. It should be noted that after
a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause
the serial communication with the controller without
resetting the serial sequence. To pause, HOLD must
be brought LOW while SCK is LOW. To resume com-
munication, HOLD is brought HIGH, again while SCK
is LOW. If the pause feature is not used, HOLD should
be held HIGH at all times.
Device Address (A
The address inputs are used to set the least significant
2 bits of the 8-bit slave address. A match in the slave
address serial data stream must be made with the
Address input in order to initiate communication with
the X9440. A maximum of 4 devices may share the
same SPI serial bus.
0
–
A
1
)
Potentiometer Pins
V
H
(V
H0
–V
The V
H
and V
connections on either end of a mechanical potentiometer.
H3
), V
L
(V
L0
–V
L3
)
L
inputs are equivalent to the terminal
V
The wiper output V
of a mechanical potentiometer and is connected to the
inverting input of the voltage comparator.
W
(V
W0
–V
W1
)
W
is equivalent to the wiper output
Comparator and Device Pins
Voltage Input V
V
NI0
and V
inverting) inputs of the two comparators.
NI0
, V
NI1
NI1
are the input voltages to the plus (non-
Buffered Voltage Outputs V
V
OUT0
and V
OUT1
outputs controlled by bits in the volatile analog control
register.
OUT0
, V
OUT1
are the buffered voltage comparator
Hardware Write Protect Input WP
The WP pin when low prevents non volatile writes to
the wiper counter and analog control registers.
Analog Supplies V+, V-
The Analog Supplies V+, V- are the supply voltages for
the XDCP analog section and the voltage comparators.
System Supply V
The system supply, V
to bias the interface and control circuits.
CC
and Ground V
and its reference V
SS
CC
SS
is used
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| x9455(中文) | Dual Two-wiper Digitally-Controlled Potentiometer(帶兩個滑動端的雙路數(shù)控電位器) |
| X9470 | RF Power Amplifier (PA) Bias Controller |
| X9470V24I | RF Power Amplifier (PA) Bias Controller |
| X9470 | RF Power Amplifier (PA) Bias Controller |
| X9470V24I | RF Power Amplifier (PA) Bias Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9440WP24 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Mixed Signal with SPI Interface |
| X9440WP242.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| X9440WP24-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Mixed Signal with SPI Interface |
| X9440WP24I | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Mixed Signal with SPI Interface |
| X9440WP24I2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。