- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371241 > X28HC64J-50 5 Volt, Byte Alterable E2PROM PDF資料下載
參數(shù)資料
| 型號： | X28HC64J-50 |
| 英文描述： | 5 Volt, Byte Alterable E2PROM |
| 中文描述： | 5伏，可變E2PROM的字節(jié) |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 112K |
| 代理商： | X28HC64J-50 |
X28HC64
3
DEVICE OPERATION
Read
Read operations are initiated by both
OE
and
CE
LOW.
The read operation is terminated by either
CE
or
OE
returning HIGH. This two line control architecture elimi-
nates bus contention in a system environment. The data
bus will be in a high impedance state when either
OE
or
CE
is HIGH.
Write
Write operations are initiated when both
CE
and
WE
are
LOW and
OE
is HIGH. The X28HC64 supports both a
CE
and
WE
controlled write cycle. That is, the address
is latched by the falling edge of either
CE
or
WE
,
whichever occurs last. Similarly, the data is latched
internally by the rising edge of either
CE
or
WE
, which-
ever occurs first. A byte write operation, once initiated,
will automatically continue to completion, typically within
2ms.
Page Write Operation
The page write feature of the X28HC64 allows the entire
memory to be written in 0.25 seconds. Page write allows
two to sixty-four bytes of data to be consecutively written
to the X28HC64 prior to the commencement of the
internal programming cycle. The host can fetch data
from another device within the system during a page
write operation (change the source address), but the
page address (A
6
through A
12
) for each subsequent
valid write cycle to the part during this operation must be
the same as the initial page address.
The page write mode can be initiated during any write
operation. Following the initial byte write cycle, the host
can write an additional one to sixty-three bytes in the
same manner as the first byte was written. Each succes-
sive byte load cycle, started by the
WE
HIGH to LOW
transition, must begin within 100
μ
s of the falling edge of
the preceding
WE
. If a subsequent
WE
HIGH to LOW
transition is not detected within 100
μ
s, the internal
automatic programming cycle will commence. There is
no page write window limitation. Effectively the page
write window is infinitely wide, so long as the host
continues to access the device within the byte load cycle
time of 100
μ
s.
Write Operation Status Bits
The X28HC64 provides the user two write operation
status bits. These can be used to optimize a system
write cycle time. The status bits are mapped onto the
I/O bus as shown in Figure 1.
DATA
Polling (I/O
7
)
The X28HC64 features
DATA
Polling as a method to
indicate to the host system that the byte write or page
write cycle has completed.
DATA
Polling allows a simple
bit test operation to determine the status of the X28HC64,
eliminating additional interrupt inputs or external hard-
ware. During the internal programming cycle, any at-
tempt to read the last byte written will produce the
complement of that data on I/O
7
(i.e. write data = 0xxx
xxxx, read data = 1xxx xxxx). Once the programming
cycle is complete, I/O
7
will reflect true data.
Toggle Bit (I/O
6
)
The X28HC64 also provides another method for deter-
mining when the internal write cycle is complete. During
the internal programming cycle I/O
6
will toggle from
HIGH to LOW and LOW to HIGH on subsequent
attempts to read the device. When the internal cycle is
complete the toggling will cease and the device will be
accessible for additional read or write operations.
Figure 1. Status Bit Assignment
3857 FHD F11
5
TB
DP
4
3
2
1
0
I/O
RESERVED
TOGGLE BIT
DATA POLLING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X28HC64JI-12 | 5 Volt, Byte Alterable E2PROM |
| X28HC64JI-50 | 5 Volt, Byte Alterable E2PROM |
| X28HC64JI-70 | 5 Volt, Byte Alterable E2PROM |
| X28HC64JI-90 | 5 Volt, Byte Alterable E2PROM |
| X28HC64JM-12 | 5 Volt, Byte Alterable E2PROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X28HC64J-55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EEPROM |
| X28HC64J-70 | 制造商:Intersil Corporation 功能描述:EEPROM PARALLEL 64KBIT 8KX8 5V 32PLCC - Rail/Tube |
| X28HC64J-70T1 | 功能描述:電可擦除可編程只讀存儲器 8K X 8, CMOS 電可擦除可編程只讀存儲器, SDP, 32 PLCC, COM.,70NS T & R RoHS:否 制造商:Intersil 存儲容量: 組織: 數(shù)據(jù)保留: 最大時(shí)鐘頻率: 最大工作電流: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| X28HC64J-90 | 功能描述:IC EEPROM 64KBIT 90NS 32PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN（2x3） 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF) |
| X28HC64J-90T1 | 制造商:Intersil Corporation 功能描述:EEPROM PARALLEL 64KBIT 8KX8 5V 32PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。