參數(shù)資料
型號: WM8190
廠商: Wolfson Microelectronics
英文描述: TVS UNIDIRECT 6V 400W SMA
中文描述: (8 6)位輸出14位獨聯(lián)體/防治荒漠化公約AFE的/數(shù)字轉(zhuǎn)換器
文件頁數(shù): 15/25頁
文件大?。?/td> 438K
代理商: WM8190
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
15
PROGRAMMABLE VSMP DETECT CIRCUIT
The VSMP input is used to determine the sampling point and frequency of the WM8190. Under
normal operation a pulse of 1 MCLK period should be applied to VSMP at the desired sampling
frequency (as shown in the Operating Mode Timing Diagrams) and the input sample will be taken on
the first rising MCLK edge after VSMP has gone low. However, in certain applications such a signal
may not be readily available. The programmable VSMP detect circuit in the WM8190 allows the
sampling point to be derived from any signal of the correct frequency, such as a CCD shift register
clock, when applied to the VSMP pin.
When enabled, by setting the VSMPDET control bit, the circuit detects either a rising or falling edge
(determined by POSNNEG control bit) on the VSMP input pin and generates an internal VSMP pulse.
This pulse can optionally be delayed by a number of MCLK periods, specified by the VDEL[2:0] bits.
Figure 15 shows the internal VSMP pulses that can be generated by this circuit for a typical clock
input signal. The internal VSMP pulse is then applied to the timing control block in place of the
normal VSMP pulse provided from the input pin. The sampling point then occurs on the first rising
MCLK edge after this internal VSMP pulse, as shown in the Operating Mode Timing Diagrams.
MCLK
VSMP
(VDEL = 000) INTVSMP
POSNNEG = 1
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
POSNNEG = 0
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
INPUT
PINS
Figure 15 Internal VSMP Pulses Generated by Programmable VSMP Detect Circuit
REFERENCES
The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins
VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and
also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin
VRLC/VBIAS
POWER SUPPLY
The WM8190 can run from a 5V single supply or from split 5V (core) and 3.3V (digital interface)
supplies.
POWER MANAGEMENT
Power management for the device is performed via the Control Interface. The device can be powered
on or off completely by the EN bit. Alternatively, when control bit SELPD is high, only blocks selected
by further control bits (SELDIS[3:0]) are powered down. This allows the user to optimise power
dissipation in certain modes, or to define an intermediate standby mode to allow a quicker recovery
into a fully active state. In Line-by-line operation, the green and blue channel PGAs are automatically
powered down.
All the internal registers maintain their previously programmed value in power down modes and the
Control Interface inputs remain active. Table 3 summarises the power down control bit functions.
相關(guān)PDF資料
PDF描述
WM8191 TVS BI-DIR 6.0V 400W SMA
WM8192 TVS UNIDIRECT 400W 6.5V SMA
WM8196 (8+8)BIT OUTPUT 16-BIT CIS/CCD AFE/DIGITISER
WM8199 20MSPS 16-bit CCD Digitiser
WM8199CDR TVS BIDIRECT 400W 60V SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WM8191 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
WM8192 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:(8+8) Bit Output 16-bit CIS/CCD AFE/Digitiser
WM8195 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser
WM8195_05 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:14-bit 12MSPS CIS/CCD Analogue Front End/Digitiser
WM8195SCFT/RV 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14Bit 12MSPS 3C AFE RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32