- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140360 > WEDPN16M72VR-100B2I (MICROSEMI CORP-PMG MICROELECTRONICS) 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 PDF資料下載
參數(shù)資料
| 型號(hào)： | WEDPN16M72VR-100B2I |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 |
| 封裝： | 25 X 25 MM, PLASTIC, BGA-219 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大小： | 470K |
| 代理商： | WEDPN16M72VR-100B2I |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WEDPN16M72VR-XB2X
January 2005
Rev. 1
GENERAL DESCRIPTION
The 128MByte (1Gb) SDRAM is a high-speed CMOS,
dynamic random-access, memory using 5 chips containing
268,435,456 bits. Each chip is internally congured as a
quad-bank DRAM with a synchronous interface. Each of
the chip’s 67,108,864-bit banks is organized as 8,192 rows
by 512 columns by 16 bits. The MCP also incorporates
two 16-bit universal bus drivers for input control signals
and addresses.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0, BA1 select the bank; A0-
12 select the row). The address bits registered coincident
with the READ or WRITE command are used to select the
starting column location for the burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 1Gb SDRAM uses an internal pipelined architecture
to achieve high-speed operation. This architecture is
compatible with the 2n rule of prefetch architectures, but
it also allows the column address to be changed on every
clock cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other
three banks will hide the precharge cycles and provide
seamless, high-speed, random-access operation.
The 1Gb SDRAM is designed to operate in 3.3V, low-power
memory systems. An auto refresh mode is provided, along
with a power-saving, power-down mode.
All inputs and outputs are LVTTL compatible. SDRAMs offer
substantial advances in DRAM operating performance,
including the ability to synchronously burst data at a high
data rate with automatic column-address generation,
the ability to interleave between internal banks in order
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during a
burst access.
16MX72 REGISTERED SYNCHRONOUS DRAM
FEATURES
Registered for enhanced performance of bus
speeds
100, 125, 133**MHz
Package:
219 Plastic Ball Grid Array (PBGA), 25 x 25mm
Single 3.3V ±0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
8,192 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 16M x 72
Weight: WEDPN16M72VR-XB2X - 2.5 grams
typical
BENEFITS
59% SPACE SAVINGS
Reduced part count
Reduced I/O count
40% I/O Reduction
Reduced trace lengths for lower parasitic
capacitance
Glueless connection to memory controller/PCI
bridge
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
* This product is subject to change without notice.
** Available at commercial and industrial temperatures only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPN8M64V-133B2C | 8M X 64 SYNCHRONOUS DRAM, 5.5 ns, PBGA219 |
| WMF2M8-120LM5 | 2M X 8 FLASH 5V PROM, 120 ns, CQCC44 |
| WS128K32N-25H1I | 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CPGA66 |
| WS128K32N-35H1CA | 128K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CPGA66 |
| WS128K32L-15G2LMA | 128K X 32 MULTI DEVICE SRAM MODULE, 15 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPN16M72VR-100B2M | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M72VR-100BC | 制造商:Microsemi Corporation 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk 制造商:White Electronic Designs 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
| WEDPN16M72VR-100BI | 制造商:Microsemi Corporation 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk 制造商:White Electronic Designs 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
| WEDPN16M72VR-100BM | 制造商:Microsemi Corporation 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk 制造商:White Electronic Designs 功能描述:16M X 72 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
| WEDPN16M72VR-125B2C | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。