- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140374 > WED9LC6416V1512BI (MICROSEMI CORP-PMG MICROELECTRONICS) SPECIALTY MEMORY CIRCUIT, PBGA153 PDF資料下載
參數(shù)資料
| 型號： | WED9LC6416V1512BI |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | 存儲器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA153 |
| 封裝： | MO-163, BGA-153 |
| 文件頁數(shù)： | 5/27頁 |
| 文件大?。?/td> | 334K |
| 代理商： | WED9LC6416V1512BI |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
13
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
White Electronic Designs
WED9LC6416V
SDRAM CURRENT STATE TRUTH TABLE (CONT.)
Command
Current State SDCE SRAS SDCAS SDWE A12 & A13
A11-A0
Description
Action
Notes
(BA)
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
L
H
BA
Row Address
Bank Activate
ILLEGAL
Refreshing
L
H
L
BA
Column
Write
ILLEGAL
L
H
L
H
BA
Column
Read
ILLEGAL
L
H
L
X
Burst Termination
No Operation; Idle after tRC
L
H
X
No Operation
No Operation; Idle after tRC
H
X
Device Deselect
No Operation; Idle after tRC
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
Mode Register
L
H
BA
Row Address
Bank Activate
ILLEGAL
Accessing
L
H
L
BA
Column
Write
ILLEGAL
L
H
L
H
BA
Column
Read
ILLEGAL
L
H
L
Burst Termination
ILLEGAL
L
H
X
No Operation
No Operation; Idle after two clock cycles
H
X
Device Deselect
No Operation; Idle after two clock cycles
NOTES:
1. Both Banks must be idle otherwise it is an illegal action.
2. The Current State refers only refers to one of the banks, if BA (A
12 and A13), selects this bank then the action is illegal. If BA (A12 and A13),
selects the bank
not being referenced by the Current State then the action may be legal depending on the state of that bank.
3. The minimum and maximum Active time (tRAS)must be satisfied.
4. The RAS to CAS Delay (tRCD)must occur before the command is given.
5. Address SDA
10 is used to determine if the Auto Precharge function is activated.
6. The command must satisfy any bus contention,bus turn around,and/or write recovery requirements.
The command is illegal if the minimum bank to bank delay time (tRRD) is not satisfied.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDF1M32B-90G2TC5 | 1M X 32 FLASH 5V PROM MODULE, 90 ns, CQFP68 |
| WF128K16-70CC5 | 128K X 16 FLASH 5V PROM MODULE, 70 ns, CDIP40 |
| WME128K8-150CIE | 128K X 8 EEPROM 5V, 150 ns, CDIP32 |
| WME128K8-150DEIEA | 128K X 8 EEPROM 5V, 150 ns, CDSO32 |
| WME128K8-200DEIEA | 128K X 8 EEPROM 5V, 200 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED9LC6416V1610BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM |
| WED9LC6416V1610BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM |
| WED9LC6416V1612BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM |
| WED9LC6416V1612BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM |
| WED9LC6416V2010BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Kx32 SSRAM/4Mx32 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。