- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361755 > VV6300 Integrated CMOS Colour Image Sensor with on-chip ADC. PDF資料下載
參數(shù)資料
| 型號： | VV6300 |
| 英文描述： | Integrated CMOS Colour Image Sensor with on-chip ADC. |
| 中文描述： | 集成CMOS彩色圖像傳感器芯片的ADC。 |
| 文件頁數(shù)： | 6/50頁 |
| 文件大小： | 499K |
| 代理商： | VV6300 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
VV5301 & VV6301
Introduction
cd5301_6301f-3-0.fm
Commercial in confidence
6/50
2.3.3
The 2-wire serial interface provides complete control over sensor setup and operation. Two serial interface broadcast addresses
are supported. One allows all sensors to be written to in parallel while the other allows all sensors and co-processors to be written
to in parallel.
2-wire Serial Interface
Section 8. defines the serial interface communications protocol and the register map of all the locations which can be accessed
via the serial interface.
2.4
Other Features
2.4.1
The QCK, FST and Databus[7:0] pins can be tristated. The QCK pin can be independently tristated by driving the QCKTRI pin
low. The QCK, FST and upper nibble of the Databus can also be tristated via a serial register control bit, see register[116] for
more details. The lower nibble of the Databus can also be independently tristated using a different control bit in register[116].
Tristating Digital Outputs
2.4.2
The video timing logic in VV5301/VV6301 can be synchronised, i.e. reset to the beginning of a timing field, by an external pin,
SIN. This pin is normally low. To enable the synchronising feature the user must drive the pin high for a number of clock periods,
c.10 CLKI periods, then drive it low again. This synchronisation should only be done every other field as the sensor has a 2 field
repeat cycle requirement for the video timing. If the SIN pin was asserted every field the exposure controller and application of
new external exposure and gain settings would not operate correctly.
Synchronising Video Timing
2.4.3
The HPIX signal can be used to freeze the internal ADC, forcing the sensor to stop converting new pixel values. If the HPIX is
driven high then the ADC will maintain the currently converted pixel value. This feature is intended to function as an external pixel
defect correction system, albeit a ver basic example.
Pixel Hold Feature
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W-2 | Fuse |
| W-20 | Fuse |
| W-1 | Fuse |
| W-10 | Fuse |
| W-15 | ARM7 ProASIC3 1M System Gates |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VV6301B003 | 制造商:STMicroelectronics 功能描述:IMAGE SENSOR COLOR CMOS 160X120PIXELS 48BGA - Bulk |
| VV63300-000 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
| VV63Z00-000 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
| VV6404 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Mono and Colour Digital Video CMOS Image Sensors |
| VV6404C001 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Mono and Colour Digital Video CMOS Image Sensors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。