- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361748 > VSP2230Y CCD SIGNAL PROCESSOR FOR DIGITAL CAMERAS PDF資料下載
參數(shù)資料
| 型號： | VSP2230Y |
| 英文描述： | CCD SIGNAL PROCESSOR FOR DIGITAL CAMERAS |
| 中文描述： | CCD信號處理器的數(shù)碼相機 |
| 文件頁數(shù)： | 9/18頁 |
| 文件大?。?/td> | 225K |
| 代理商： | VSP2230Y |
VSP2230
SLAS319
–
MAY 2001
9
www.ti.com
Table 2. Serial Interface Data Format
MSB
LSB
REGISTERS
TEST
A2
A1
A0
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Configuration
0
0
0
0
0
0
0
C8
0
0
0
0
0
0
0
C0
PGA gain
0
0
0
1
0
0
G9
G8
G7
G6
G5
G4
G3
G2
G1
G0
OB clamp level
0
0
1
0
0
0
0
0
0
0
0
0
O3
O2
O1
O0
Clock polarity
0
0
1
1
0
0
0
0
0
0
0
0
0
P2
P1
P0
Output delay
0
1
0
0
0
0
0
0
0
0
0
0
0
0
J1
J0
Reserved
0
1
0
1
x
x
x
x
x
x
x
x
x
x
x
x
Reserved
0
1
1
0
x
x
x
x
x
x
x
x
x
x
x
x
Reserved
0
1
1
1
x
x
x
x
x
x
x
x
x
x
x
x
Reserved
x = Don
’
t care
1
x
x
x
x
x
x
x
x
x
x
x
x
x
x
x
C0
: Operation Mode, Normal/Standby
Serial interface and registers are always active, independently from the operation mode
C0 = 0 Normal operation,
C0 = 1 Standby
:
A/D Converter Drive Mode, Internal/External
Internal drive mode: The clock is internally generated by SHP and SHP drives the A/D converter
External drive mode: The master clock (ADCCK) drives the A/D converter
C8 = 0 Internal drive mode,
C8 = 1 External drive mode
:
Characteristics of PGA Gain (see Figure 2)
:
Additional Output Delay Control
Controls additional output data delay time
J1 = 0, J0 = 0
Additional Delay = 0 ns
J1 = 0, J0 = 1
Additional Delay = 5 ns (typ)
J1 = 1, J0 = 0
Additional Delay = 10 ns (typ)
J1 = 1, J0 = 1
Additional Delay = 13 ns (typ)
:
Programmable OB Clamp Level (see Table 1)
:
Clock Polarity
P0 = Polarity for CLPDM
(P0 = 0 active low, P0 = 1 active high)
P1 = for CLPOB
(P0 = 0 active low, P0 = 1 active high)
P2 = for SHP/SHD
(P0 = 0 active low, P0 = 1 active high)
C8
G[9:0]
J[1:0]
O[3:0]
P[2:0]
Right after power on, these values are unknown. They must be set to the appropriate value using the serial
interface, or reset to the default value by the RESET pin.
Default values are:
C0 = 0
C8 = 0
G[9:0] = 0010000000
J[1:0] = 00
O[3:0] = 1000
P[2:0] = 000
NOTE 6: The description and the timing diagrams in this data sheet are all based on the polarity of active low (default value).
:
:
:
:
:
:
Normal operation mode
A/D converter internal drive mode
PGA gain = 0 dB
Additional output delay = 0 ns
OB clamp level = 32 LSB
CLPDM, CLPOB, SHP/SHD are all active low (see Note 6)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSP2260 | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2260Y | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2262 | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2262K | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
| VSP2262Y | CCD SIGNAL PROCESSOR for DIGITAL CAMERAS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSP2230Y/2K | 功能描述:視頻 IC 10-Bit 36Msps Signal Processor RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| VSP2230Y/2KG4 | 功能描述:視頻 IC 10-Bit 36Msps Signal Processor RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| VSP2230YG4 | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 10-Bit 36Msps Signal Processor RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| VSP2232 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CCD SIGNAL PROCESSOR FOR DIGITAL CAMERAS |
| VSP2232Y | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 12-Bit 36Msps Signal Processor RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。