- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202172 > V58C2256804SHLS6I (PROMOS TECHNOLOGIES INC) 32M X 8 DDR DRAM, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V58C2256804SHLS6I |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 32M X 8 DDR DRAM, PBGA60 |
| 封裝： | M0-233, FBGA-60 |
| 文件頁數(shù)： | 59/60頁 |
| 文件大?。?/td> | 1125K |
| 代理商： | V58C2256804SHLS6I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁
8
V58C2256(804/404/164)SH Rev. 1.1 July 2010
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SH
Signal Pin Description
Pin
Type
Signal
Polarity
Function
CK
Input
Pulse
Positive
Edge
The system clock input. All inputs except DQs and DMs are sampled on the rising edge
of CK.
CKE
Input
Level
Active High Activates the CK signal when high and deactivates the CK signal when low, thereby ini-
tiates either the Power Down mode, or the Self Refresh mode.
CS
Input
Pulse
Active Low CS enables the command decoder when low and disables the command decoder when
high. When the command decoder is disabled, new commands are ignored but previous
operations continue.
RAS, CAS
WE
Input
Pulse
Active Low When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the
command to be executed by the SDRAM.
DQS
Input/
Output
Pulse
Active High Active on both edges for data input and output.
Center aligned to input data
Edge aligned to output data
A0 - A12
Input
Level
—
During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12)
when sampled at the rising clock edge.
During a Read or Write command cycle, A0-An defines the column address (CA0-CAn)
when sampled at the rising clock edge.CAn depends on the SDRAM organization:
64M x 4 DDR CAn = CA9, A11
32M x 8 DDR CAn = CA9
16M x 16 DDR CAn = CA8
In addition to the column address, A10(=AP) is used to invoke autoprecharge operation
at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and
BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.
During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1
to control which bank(s) to precharge. If A10 is high, all four banks will be precharged
simultaneously regardless of state of BA0 and BA1.
BA0,
BA1
Input
Level
—
Selects which bank is to be active.
DQx
Input/
Output
Level
—
Data Input/Output pins operate in the same manner as on conventional DRAMs.
DM,
LDM,
UDM
Input
Pulse
Active High In Write mode, DM has a latency of zero and operates as a word mask by allowing input
data to be written if it is low but blocks the write operation if is high for x 16 LDM
corresponds to data on DQ0-DQ7, UDM corresponds to data on DQ8-DQ15.
VDD, VSS Supply
Power and ground for the input buffers and the core logic.
VDDQ
VSSQ
Supply
—
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
VREF
Input
Level
—
SSTL Reference Voltage for Inputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V58C2256804SHLT6E | 32M X 8 DDR DRAM, PDSO66 |
| V58C2256804SHUD6E | 32M X 8 DDR DRAM, PDSO66 |
| V58C2256804SHUI4 | 32M X 8 DDR DRAM, PDSO66 |
| V59C1512164QCF3I | 32M X 16 DDR DRAM, 0.45 ns, PBGA84 |
| V59C1G01168QBLJ-25I | DDR DRAM, PBGA84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V58C265164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
| V58C265804S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8 |
| V58C3643204SAT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 2M X 32 DDR SDRAM 4 X 512K X 32 |
| V58C365164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 4M X 16, 3.3VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。