參數(shù)資料
型號(hào)： V58C2128164SBLS6
廠商： PROMOS TECHNOLOGIES INC
元件分類： DRAM
英文描述： 8M X 16 DDR DRAM, 0.7 ns, PBGA60
封裝： MO-233, FBGA-60
文件頁(yè)數(shù)： 29/60頁(yè)
文件大?。?/td> 916K
代理商： V58C2128164SBLS6
35
ProMOS TECHNOLOGIES
V58C2128(804/404/164)SB
V58C2128(804/404/164)SB Rev. 2.2 March 2007
IDD Max Specifications and Conditions
(0°C < TA < 70°C, VDDQ=2.5V+ 0.2V, VDD=2.5 +0.2V, for DDR400 device VDDQ=2.6V+ 0.1V, VDD=2.6 +0.1V)
Conditions
Version
Symbol
-5
-6
Unit
Operating current - One bank Active-Precharge; tRC=tRCmin;tCK=166Mhz for DDR333 and
tCK=200Mhz for DDR400; DQ,DM and DQS inputs changing twice per clock cycle; address and control
inputs changing once per clock cycle
IDD0
115
100
mA
Operating current - One bank operation; One bank open, BL=4
IDD1
135
115
mA
Precharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max);
tCK=166Mhz for DDR333 and tCK=200Mhz for DDR400; Vin = Vref for DQ,DQS and DM
IDD2P
20
15
mA
Precharge Floating standby current; CS# > =VIH(min);All banks idle; CKE > = VIH(min); tCK=166Mhz
for DDR333 and tCK=200Mhz for DDR400; Address and other control inputs changing once per clock
cycle; Vin = Vref for DQ,DQS and DM
IDD2F
52
45
mA
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK = 166Mhz
for DDR333 and tCK=200Mhz for DDR400; Address and other control inputs stable with keeping >=
VIH(min) or =<VIL(max); Vin = Vref for DQ ,DQS and DM
IDD2Q
50
44
mA
Active power - down standby current; one bank active; power-down mode; CKE=< VIL (max); tCK =
166Mhz for DDR333 and tCK=200Mhz for DDR400; Vin = Vref for DQ,DQS and DM
IDD3P
25
20
mA
Active standby current; CS# >= VIH(min); CKE>=VIH(min); one bank active; active - precharge;
tRC=tRASmax; tCK = 166Mhz for DDR333 and tCK=200Mhz for DDR400; DQ, DQS and DM inputs
changing twice per clock cycle; address and other control inputs changing once per clock cycle
IDD3N
50
40
mA
Operating current - burst read; Burst length = 2; reads; continuous burst; One bank active; address
and control inputs changing once per clock cycle; tCK = 166Mhz for DDR333 and tCK=200Mhz for
DDR400; 50% of data changing at every burst; lout = 0 m A
IDD4R
135
115
mA
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and
control inputs changing once per clock cycle; tCK = 166Mhz for DDR333 and tCK=200Mhz for DDR400;
DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst
IDD4W
155
135
mA
Auto refresh current; tRC = tRFC(min) -12*tCK for DDR333 at 166Mhz, 14*tCK for DDR333B; distrib-
uted refresh
IDD5
210
200
mA
Self refresh current; CKE =< 0.2V; External clock should be on; tCK = 166Mhz for DDR333 and
tCK=200Mhz for DDR400.
Self refresh current; (Low Power)
IDD6
(normal)
1.0
mA
(L)
0.8
mA
Operating current - Four bank operation; Four bank interleaving with BL=4
IDD7
355
325
mA
相關(guān)PDF資料
PDF描述
V58C2128164SBLS7 8M X 16 DDR DRAM, 0.75 ns, PBGA60
V58C2128404SCLJ5 32M X 4 DDR DRAM, 0.65 ns, PBGA60
V58C2256324SAH-36 8M X 32 DDR DRAM, 0.55 ns, PBGA144
V58C2256404SBJ5 64M X 4 DDR DRAM, 0.65 ns, PBGA60
V58C2256164SBLJ5B 16M X 16 DDR DRAM, 0.65 ns, PBGA60
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V58C2128404S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2128804S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 128 Mbit DDR SDRAM
V58C2256 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256164S 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 256 Mbit DDR SDRAM
V58C2256324SAB30 制造商:Marvell 功能描述:Marvell V58C2256324SAB30
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*