- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297706 > V54C3128804VCJ6E (PROMOS TECHNOLOGIES INC) 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V54C3128804VCJ6E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 |
| 封裝： | GREEN, MO-210, FBGA-60 |
| 文件頁數(shù)： | 4/56頁 |
| 文件大?。?/td> | 688K |
| 代理商： | V54C3128804VCJ6E |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
12
V54C3128(16/80/40)4VC Rev. 1.1 November 2007
ProMOS TECHNOLOGIES
V54C3128(16/80/40)4VC
Operation Definition
All of SDRAM operations are defined by states of control signals CS, RAS, CAS, WE, and DQM at the
positive edge of the clock. The following list shows the thruth table for the operation commands.
Notes:
1.
V = Valid , x = Don’t Care, L = Low Level, H = High Level
2.
CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands
are provided.
3.
These are state of bank designated by BS0, BS1 signals.
4.
Power Down Mode can not entry in the burst cycle.
Operation
Device
State
CKE
n-1
CKE
nCS
RAS
CAS
WE
DQM
A0-9,
A11
A10
BS0
BS1
Row Activate
Idle3
HX
L
H
X
V
Read
Active3
HX
LHLHX
V
L
V
Read w/Autoprecharge
Active3
HX
LHLHX
V
H
V
Write
Active3
HX
LHL
L
X
V
L
V
Write with Autoprecharge
Active3
HX
LHL
L
X
V
H
V
Row Precharge
Any
H
X
L
H
L
X
L
V
Precharge All
Any
H
X
L
H
L
X
H
X
Mode Register Set
Idle
H
X
L
X
V
No Operation
Any
H
X
L
H
X
Device Deselect
Any
H
X
H
X
Auto Refresh
Idle
H
L
H
X
Self Refresh Entry
Idle
H
L
H
X
Self Refresh Exit
Idle
(Self Refr.)
L
H
XXX
XX
X
LH
H
X
Power Down Entry
Idle
Active4
HL
H
XXX
XX
X
LH
H
X
Power Down Exit
Any
(Power
Down)
LH
H
XXX
XX
X
LH
H
L
Data Write/Output Enable
Active
H
X
L
X
Data Write/Output Disable
Active
H
X
H
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V585ME05 | VCO, 1100 MHz - 1900 MHz |
| V58C2128804-75L | 16M X 8 DDR DRAM, 0.75 ns, PDSO66 |
| V58C2256324SAH-40 | 8M X 32 DDR DRAM, 0.6 ns, PBGA144 |
| V59C1512404QBLF3I | 128M X 4 DDR DRAM, 0.45 ns, PBGA60 |
| V5A010CB3H | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.6A, 125VDC, 4.4mm, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C3128804VS | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C316162 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V-5 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。