- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297706 > V54C3128804VCJ6E (PROMOS TECHNOLOGIES INC) 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號(hào)： | V54C3128804VCJ6E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 |
| 封裝： | GREEN, MO-210, FBGA-60 |
| 文件頁數(shù)： | 11/56頁 |
| 文件大?。?/td> | 688K |
| 代理商： | V54C3128804VCJ6E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
19
V54C3128(16/80/40)4VC Rev. 1.1 November 2007
ProMOS TECHNOLOGIES
V54C3128(16/80/40)4VC
Read Cycle
23
tOH
Data Out Hold Time
2
–
2.5
–
2.5
–
2.5
–
ns
2
24
tLZ
Data Out to Low Impedance Time
1
–
1
–
1–1–
ns
25
tHZ
Data Out to High Impedance Time
CAS Latency = 3
CAS Latency = 2
–
_
4.5
–
_
5.4
–
_
5.4
–
_
5.4
ns
7
26
tDQZ
DQM Data Out Disable Latency
–
2–2
–2–2
CLK
Write Cycle
27
tWR
Write Recovery Time
2
–2–
2–2–
CLK
28
tDAL
Last data in to Active command
2*CLK
+tRP
–2*CLK
+tRP
–2*CLK
+tRP
–2*CLK
+tRP
–
#
Symbol
Parameter
Limit Values
Unit
Note
-5
-6
-7PC
-7
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Notes for AC Parameters:
1.For proper power-up see the operation section of this data sheet.
2.AC timing tests have VIL = 0.8V and VIH = 2.0V with the timing referenced to the 1.4 V crossover point. The transition
time is measured between VIH and VIL. All AC measurements assume tT = 1ns with the AC output load circuit shown
in Figure 1.
1.4V
tIS
tIH
tAC
tLZ
tOH
tHZ
CLK
COMMAND
OUTPUT
50 pF
I/O
Z=50 Ohm
+ 1.4 V
50 Ohm
VIH
VIL
tT
Figure 1.
4.If clock rising time is longer than 1 ns, a time (tT/2 – 0.5) ns has to be added to this parameter.
5.If tT is longer than 1 ns, a time (tT – 1) ns has to be added to this parameter.
6.These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as
follows:
the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high.
Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command
is registered.
7.Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V585ME05 | VCO, 1100 MHz - 1900 MHz |
| V58C2128804-75L | 16M X 8 DDR DRAM, 0.75 ns, PDSO66 |
| V58C2256324SAH-40 | 8M X 32 DDR DRAM, 0.6 ns, PBGA144 |
| V59C1512404QBLF3I | 128M X 4 DDR DRAM, 0.45 ns, PBGA60 |
| V5A010CB3H | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.6A, 125VDC, 4.4mm, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C3128804VS | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C316162 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V-5 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。