參數(shù)資料
型號: UT62L1024LC-55LL
廠商: Electronic Theatre Controls, Inc.
英文描述: 128K X 8 BIT LOW POWER CMOS SRAM
中文描述: 128K的× 8位低功耗CMOS SRAM
文件頁數(shù): 5/14頁
文件大小: 235K
代理商: UT62L1024LC-55LL
UTRON
UT62L1024
Rev. 1.7
128K X 8 BIT LOW POWER CMOS SRAM
TIMING WAVEFORMS
READ CYCLE 1 (Address Controlled)
(1,2,4)
UTRON TECHNOLOGY INC. P80033
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882 FAX: 886-3-5777919
5
t
RC
Address
DOUT
Data Valid
t
AA
t
OH
t
OH
READ CYCLE 2
(
1
CE
, CE2 and
OE
Controlled)
(1,3,5,6)
t
RC
t
AA
t
ACE1
t
ACE2
t
OE
t
CHZ1
t
CHZ2
t
OHZ
t
CLZ1
t
CLZ2
t
OH
t
OLZ
HIGH-Z
Data Valid
HIGH-Z
Address
CE1
CE2
OE
Dout
Notes :
1.
WE
is HIGH for a read cycle.
2. Device is continuously selected
OE
,
1
CE
=V
IL
and CE2=V
IH.
CE
low
and CE2 high transition; otherwise t
AA
is the limiting parameter.
3. Address must be valid prior to or coincident with
1
4.
OE
is low.
5. t
CLZ1
, t
CLZ2
, t
OLZ
, t
CHZ1
, t
CHZ2
and t
OHZ
are specified with C
L
=5pF. Transition is measured
±
500mV from steady state.
6. At any given temperature and voltage condition, t
CHZ1
is less than t
CLZ1
, t
CHZ2
is less than t
CLZ2
, t
OHZ
is less than t
OLZ.
相關(guān)PDF資料
PDF描述
UT62L1024LC-70L 128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LC-70LL 128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-35L 128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-35LL 128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-55L 128K X 8 BIT LOW POWER CMOS SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UT62L1024LC-70L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LC-70LL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-35L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-35LL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM
UT62L1024LS-55L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128K X 8 BIT LOW POWER CMOS SRAM