- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381210 > UT1553BRTIGCC (Electronic Theatre Controls, Inc.) RTI Remote Terminal Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | UT1553BRTIGCC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | RTI Remote Terminal Interface |
| 中文描述： | RTI的遠(yuǎn)程終端接口 |
| 文件頁數(shù)： | 6/52頁 |
| 文件大?。?/td> | 1300K |
| 代理商： | UT1553BRTIGCC |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
RTI-6
7
[0]
Channel B Enabled. A logic one indicates that Channel B is available for
both reception and transmission.
Channel A Enabled. A logic one indicates that Channel A is available for
both reception and transmission.
Terminal Flag Enabled. A logic one indicates that the Bus Controller has
not issued an Inhibit Terminal Flag mode code. A logic zero indicates that
the Bus Controller, via the above mode code, is overriding the host sys-
tem’s ability to set the Terminal Flag bit of the status word.
Busy. A logic one indicates the Busy bit is set. This bit is reset when the
SystemBusy bit in the Control Register is reset.
Self-Test. A logic one indicates that the RTI is in the self-test mode. This
bit isreset when the self-test is terminated.
TA Parity Error. A logic one indicates the wrong Terminal Address parity;
it causes the biphase inputs to be disabled and a message error condition.
This bit is reset by reloading the terminal address latch with correct parity.
Message Error. A logic one indicates that a message error has occurred
since the last System Register read. This bit is not reset until the System
Register has been examined and the message error condition is removed.
Valid Message. A logic one indicates that a valid message has been
received since the last System Register read. This bit is not reset until the
System Register has been examined.
Terminal Active. A logic one indicates the device is executing a transmit or
receive operation. The state of this bit is the logical NAND of the external
XMIT and RCV pins.
8
[0]
9
[1]
10
[0]
11
[0]
12
[0]
13
[0]
14
[0]
15
[0]
MCSA
4
MCSA
3
TAPA
ERR
MESS
ERR
VAL
MESS
MCSA
0
MCSA
1
MCSA
2
SELF-
TEST
TERM
ACTV
BUSY
TFEN
CH A
EN
CH B
EN
CHNL
A/B
MC/
SA
Figure 5. System Registers
[0]
[0]
[0]
[0]
[0]
[0]
[1]
[0]
[0]
[1]
[0]
[0]
[0]
[0]
[0]
[0]
[ ] defines reset state
SYSTEM REGISTER (READ ONLY)
MSB
LSB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT1553BRTIGCX | RTI Remote Terminal Interface |
| UT1553B | RTI Remote Terminal Interface |
| UT1553B-RTICA | RTI Remote Terminal Interface |
| UT1553BRTIGCXA | RTI Remote Terminal Interface |
| UT1553BRTIGCXC | RTI Remote Terminal Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT1553B-RTIGCC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553BRTIGCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B-RTIGCX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553BRTIGCXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553BRTIGCXC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。