參數(shù)資料
型號： UPD78F9512GR-JJG-A
廠商： Renesas Electronics America
文件頁數(shù)： 37/175頁
文件大?。?/td> 0K
描述： MCU 8BIT SGL CHIP 16PIN
標(biāo)準(zhǔn)包裝： 400
系列： 78K0S/Kx1+
核心處理器： 78K0S
芯體尺寸： 8-位
速度： 10MHz
外圍設(shè)備： LVD，POR，PWM，WDT
輸入/輸出數(shù)： 13
程序存儲器容量： 4KB（4K x 8）
程序存儲器類型： 閃存
RAM 容量： 128 x 8
電壓 - 電源 (Vcc/Vdd)： 2 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 16-SSOP（0.173"，4.40mm 寬）
包裝： 托盤
CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
User’s Manual U16994EJ6V0UD
129
(18) Edge detection
<1>
In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.
(a) Immediately after a system reset, if a high level is input to the TI0n0 pin, the operation of 16-bit
timer counter 00 (TM00) is enabled
→ If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin,
a rising edge is detected immediately after the TM00 operation is enabled.
(b) If the TM00 operation is stopped while the TI0n0 pin is at high level, TM00 operation is then enabled
after a low level is input to the TI0n0 pin
→ If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin,
a falling edge is detected immediately after the TM00 operation is enabled.
(c) When the TM00 operation is stopped while the TI0n0 pin is at low level, TM00 operation is then
enabled after a high level is input to the TI0n0 pin
→ If the rising edge or both rising and falling edges are specified as the valid edge, of the TI0n0 pin,
a rising edge is detected immediately after the TM00 operation is enabled.
Remark
n = 0, 1
<2>
The sampling clock used to remove noise differs when the valid edge of TI000 is used as the count clock
and when it is used as a capture trigger. In the former case, the count clock is fXP, and in the latter case
the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not
performed until the valid edge is sampled and the valid level is detected twice, thus eliminating, noise
with a short pulse width.
(19) External event counter
<1>
The timing of the count start is after two valid edge detections.
<2>
When reading the external event counter count value, TM00 should be read.
(20) PPG output
<1>
Values in the following range should be set to CR000 and CR010:
0000H < CR010 < CR000
≤ FFFFH
<2>
The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010
setting value + 1)/(CR000 setting value + 1).
(21) STOP mode or system clock stop mode setting
Except when the valid edge of the TI000 pin is selected as the count clock, stop the timer operation before
setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock
starts.
(22) P21/TI010/TO00 pin
When using P21 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00).
When using P21 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.
相關(guān)PDF資料
PDF描述
VI-J3D-IW-F3 CONVERTER MOD DC/DC 85V 100W
C8051F826-GS IC MCU 8BIT 8KB FLASH 16SOIC
VI-J3D-IW-F2 CONVERTER MOD DC/DC 85V 100W
VI-J3B-IW-F4 CONVERTER MOD DC/DC 95V 100W
VI-J3B-IW-F3 CONVERTER MOD DC/DC 95V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD78F9801GB-8ES-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9842GB-8ES 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9842GB-8ES-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9850AMC(A)-5A4-A 制造商:Renesas Electronics Corporation 功能描述:
UPD78F9852GB(A)-8ES 制造商:Renesas Electronics Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*