- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379507 > UPD784031YGC-3B9 (NEC Corp.) 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD784031YGC-3B9 |
| 廠商： | NEC Corp. |
| 英文描述： | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| 中文描述： | 16-/8-bit的單晶片微控制器 |
| 文件頁(yè)數(shù)： | 27/88頁(yè) |
| 文件大小： | 464K |
| 代理商： | UPD784031YGC-3B9 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
27
μ
PD784031Y
Table 7-1. Port Functions
Port Name
Pin Name
Function
Specification of Pull-up Resistor
Connection by Software
Port 0
P00 to P07
Can be set in input or output mode in 1-bit units.
All port pins in input mode
Can operate as 4-bit real-time output port
(P00 through P03 and P04 through P07).
Can drive transistor.
Port 1
P10 to P17
Can be set in input or output mode in 1-bit units.
All port pins in input mode
Can drive LEDs.
Port 2
P20 to P27
Input port
In 6-bit units (P22 through P27)
Port 3
P30 to P37
Can be set in input or output mode in 1-bit units.
All port pins in input mode
Port 6
P60 to P63
Output only
All port pins in input mode
P66, P67
Can be set in input or output mode in 1-bit units.
Port 7
P70 to P77
Can be set in input or output mode in 1-bit units.
–
7.2 Clock Generation Circuit
An on-chip clock generation circuit necessary for operation is provided. This clock generation circuit has a divider circuit.
If high-speed operation is not necessary, the internal operating frequency can be lowered by the divider circuit to reduce
the current consumption.
Figure 7-2. Block Diagram of Clock Generation Circuit
X1
X2
f
XX
1/2
1/2
1/2
1/2
UART/IOE
INTP0 noise reduction circuit
Oscillation stabilization timer
f
XX
/2
f
CLK
CPU
Peripheral circuit
Oscillation
circuit
S
Remark
f
XX
: oscillation frequency or external clock input
f
CLK
: internal operating frequency
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD784031YGC-8BT | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784037YGC | TRANS PREBIASED DUAL NPN SOT363 |
| UPD784037 | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD784038YGK | RECTIFIER BRIDGE 1.5A 1000V 40A-ifsm 1.1V-vf 5uA-ir KBP 35/TUBE |
| UPD784035YGC | 16-/8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD784031YGC-8BT | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGC-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGK-9EU | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784038GC-392-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784038GC-410-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。