- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379502 > UPD75116FGF (NEC Corp.) 4-BIT SINGLE-CHIP MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | UPD75116FGF |
| 廠商： | NEC Corp. |
| 英文描述： | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| 中文描述： | 4位單片機(jī) |
| 文件頁數(shù)： | 27/78頁 |
| 文件大小： | 549K |
| 代理商： | UPD75116FGF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
27
μ
PD75108F,75112F,75116F
6.
INTERRUPT FUNCTION
The
μ
PD75116F has 7 interrupt sources. Multiple interrupts with priority is are also possible.
Two test sources are also provided. The test sources are edge detection testable inputs.
Table 6-1 Interrupt Sources
INTBT (standard time interval signal from
basic interval timer)
INT4
(both rising edge and falling edge
detection)
INT0
INT1
INTT0
(match signal from timer/event
counter# 0 or TI0 input edge detection)
INTT1
(match signal from timer/event
counter# 1 or TI1 input edge detection)
INT2
*2
(rising edge detection)
INT3
*2
(rising edge detection)
Vector Interrupt Request
Signal
(Vector Table Address)
(rising edge and falling edge
detection selection)
Internal
External
1
2
Interrupt Order
*1
Internal/External
Interrupt Source
External
External
VRQ1
(0002H)
VRQ3
(0006H)
INTSIO (serial data transfer end signal)
Internal
Internal/external
Internal/external
3
4
5
VRQ4
(0008H)
VRQ5
(000AH)
VRQ2
(0004H)
External
Testable input signal
(Set IRQ2 and IRQ3)
*
1.
The interrupt order is the priority order when multiple interrupt requests are generated simultaneously.
2.
INT2 and INT3 are of test sources . These are affected by interrupt enable flags in the same way as interrupt
sources, but do not generate vector interrupts.
The
μ
PD75116F interrupt control circuit has the following functions:
Hardware control vector interrupt function that can control interrupt acceptance by interrupt enable flag (IE
×××
)
and interrupt master enable flag (IME).
Arbitrary setting of interrupt start address.
Multiple interruption function by which priority can be specified using the interrupt priority selection register
(IPS).
Interrupt request flag (IRQ
×××
) test function (interrupt generation confirmation by software possible).
Standby mode release (selection of interrupt that releases the standby mode by interrupt enable flag possible).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD75116F | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75108FGF | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75116HGC | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75116HGK | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75116H | 4-BIT SINGLE-CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD753012AGC-P33-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD753016AGC-P29-8BT | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD75304GF-407-3B9 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD75306G182 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。