參數(shù)資料
型號(hào): UPD72042A
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 49/92頁(yè)
文件大?。?/td> 541K
代理商: UPD72042A
μ
PD72042A, 72042B
49
DATA SHEET S13990EJ2V0DS00
Table 4-3 MARC Return Codes for Master Communication
MARC
Description
0100
1. Meaning
: Master reception has started.
2. Occurrence condition
:
1 The unit has won the arbitration to become the master unit, and a communication frame up to the
data-length field was transferred successfully.
2 When the control field is received, RBF becomes ready for reception
Note
.
After the data-length field, 0000 is set in MARC, and three-byte data consisting of a slave address,
control bits, and data-length bits is set in RBF. If RBF becomes full when this three-byte data is set,
0001 is set in MARC.
3. Microcomputer processing
: Three-byte data consisting of a slave address, control bits, and data-
length bits can be read from RBF.
0101
1. Meaning
: The master reception buffer is full.
2. Occurrence condition
: This return code is issued when RBF becomes full during data reception as the
master unit, and reception data cannot be set in RBF.
3. Microcomputer processing
: If data consisting of one or more bytes is not read from RBF within the
time below, the one-byte data cannot be received, and the
μ
PD72042A or
μ
PD72042B returns an NAK.
Reception data read time:
Approx. 1570
μ
s (mode 0)
Approx. 390
μ
s (mode 1)
0110
1. Meaning
: Master reception was terminated normally.
2. Occurrence condition
: This return code is issued when as much data as the amount specified in the
data-length field has been received normally in a communication frame. In this case, the MARQ flag of
the FLG register changes from 1 to 0.
3. Microcomputer processing
: Reception data can be read from RBF, and the number of bytes of
master reception data can be read from RDR1.
0111
1. Meaning
: Master reception was aborted.
2. Occurrence condition
: This return code is issued in any of the following cases. In each case, the
MARQ flag of the FLG register changes from 1 to 0.
When the unit has lost the arbitration to become the master unit.
When a transmission is stopped because the NAK is returned from the slave unit at the end of the
slave address field or the control field of a communication frame or because the NAK is sent to the
slave unit at the end of the data-length field of a communication frame (excluding the broadcast).
When a communication is terminated prior to the reception of as much data as the amount specified
in the data-length field of a communication frame.
3. Microcomputer processing
: Reception data can be read from RBF, and the number of bytes of
master reception data can be read from RDR1.
Note
See
Note
of Table 4-9.
相關(guān)PDF資料
PDF描述
UPD72042AGT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042B LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
UPD72065 CMOS FLOPPY DISK CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC