<dfn id="l6cvg"></dfn>
<dfn id="l6cvg"><big id="l6cvg"></big></dfn>
<table id="l6cvg"><input id="l6cvg"></input></table>
<i id="l6cvg"><label id="l6cvg"><dfn id="l6cvg"></dfn></label></i>
  • <strike id="l6cvg"></strike>
    • <dd id="l6cvg"><delect id="l6cvg"><sup id="l6cvg"></sup></delect></dd>
      <table id="l6cvg"><meter id="l6cvg"></meter></table>
      <menuitem id="l6cvg"></menuitem>
      <samp id="l6cvg"><dl id="l6cvg"></dl></samp>
      參數(shù)資料
      型號: UPD65549
      英文描述: CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
      中文描述: CMOS門陣列Array.Embedded的包版本2.0 |設計手冊[05/2003]
      文件頁數(shù): 19/64頁
      文件大?。?/td> 399K
      代理商: UPD65549
      19
      μ
      PD64A, 65
      Data Sheet U14380EJ2V0DS00
      4. TIMER
      4.1 Timer Configuration
      The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists
      of a 9-bit down counter (t
      8
      to t
      0
      ), a flag (t
      9
      ) permitting the 1-bit timer output, and a zero detecting circuit.
      Figure 4-1. Timer Configuration
      S
      1
      /LED
      REM
      Carrier
      synchronous
      circuit
      Bit 2 of control register 0 (P3)
      Carrier signal
      Zero detecting circuit
      9-bit down counter
      t
      9
      t
      8
      t
      7
      t
      6
      t
      5
      t
      4
      t
      3
      t
      2
      t
      1
      t
      0
      T
      T1
      Bit 3 of control register 0 (P3)
      f
      X
      /64
      f
      X
      /128
      Timer operation end signal
      (HALT #
      ×
      101B release
      signal)
      Count
      clock
      T0
      S
      相關PDF資料
      PDF描述
      UPD65550 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
      UPD65551 CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
      UPD65564 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
      UPD65565 ANACONDA LT TRANSCEIVER
      UPD65566 CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
      相關代理商/技術參數(shù)
      參數(shù)描述
      UPD65550 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
      UPD65551 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
      UPD65564 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]
      UPD65565 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003]
      UPD65566 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-10HD Family Pamphlet | Pamphlet[07/2003]