- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379497 > UPD444016LG5-A10-7JF (NEC Corp.) 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD444016LG5-A10-7JF |
| 廠商： | NEC Corp. |
| 英文描述： | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
| 中文描述： | 4分位CMOS快速靜態(tài)存儲(chǔ)器256K字由16位 |
| 文件頁(yè)數(shù)： | 11/16頁(yè) |
| 文件大?。?/td> | 102K |
| 代理商： | UPD444016LG5-A10-7JF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
11
μ
PD444016L
Data Sheet M14431EJ3V0DS
Write Cycle Timing Chart 3 (/LB, /UB Controlled)
t
WC
t
AS
t
BW
t
WR
t
DW
t
DH
Address (Input)
/LB, /UB (Input)
/WE (Input)
/CS (Input)
High impedance
Data in
High impedance
t
CW
I/O (Input)
t
AW
t
WP
Cautions 1. /CS or /WE should be fixed to high level during address transition.
2. Do not input data to the I/O pins while they are in the output state.
Remark
Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB
(or low level /UB).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD444016LLE-A10 | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
| UPD444016LLE-A12 | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
| UPD444016LLE-A8 | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
| UPD444016L | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
| UPD444016LG5-A12-7JF | 4M-BIT CMOS FAST SRAM 256K-WORD BY 16-BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD444016LG5-A12-7JF-A | 制造商:Renesas Electronics 功能描述:12ns 3.3V Cut Tape |
| UPD444016LG5-A8-7JF-A | 制造商:Renesas Electronics 功能描述:8ns 3.3V Cut Tape |
| UPD444016LLE-A12-A | 制造商:Renesas Electronics 功能描述:12ns Cut Tape |
| UPD444C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD44644362AF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Single 1.8V 72M-Bit 2M x 36 0.45ns 165-Pin BGA 制造商:Renesas 功能描述:SRAM Chip Sync Single 1.8V 72M-Bit 2M x 36 0.45ns 165-Pin BGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。