![](http://datasheet.mmic.net.cn/320000/UPD30102_datasheet_16362875/UPD30102_688.png)
APPENDIX A DIFFERENCES BETWEEN V
R
4102 AND V
R
4101
688
A.2.4 DMA
(1) Sources of DMA
The V
R
4102 uses DMA transfer for AIU reception, AIU transmission, and FIR transmission/reception (in priority
order). On the other hand, the V
R
4101 uses DMA transfer for AIU, PIU, SIU reception, SIU transmission, and
KIU (in priority order).
(2) DMA Operation
The V
R
4102 reloads the DMA base address every time the DMA transfer reaches page boundary. The V
R
4101
uses DMA address space linearly which starts at DMA base address. For more details about DMA address
manipulation, see Chapter 11.
A.2.5 ICU
(1) Sources of Interrupts
Compared with the V
R
4101, five interrupt sources, HSP, LED, FIR, RTC Long timer 2, and TClock counter, are
newly added in the V
R
4102 ICU. Three more software interrupts which are caused by setting the SOFTINTREG
register are also added. The number of interrupt factors are changed in eight interrupt sources which are SIU,
DSIU, GIU, KIU, AIU, PIU, KIU in Suspend mode, and PIU in Suspend mode.
(2) Notification to the CPU Core
In the V
R
4102, NMI and Int[3..0] signals are used to notify interrupt requests to the CPU core, in contrast to the
V
R
4101 which uses NMI and Int[1..0] signals.
A.2.6 PMU
(1) Power-On Function
Compared with the V
R
4101, GPIO[3..0] and GPIO[12..9] inputs are added in the V
R
4102 as a CPU activation
factor. Especially, GPIO[3] can be used without any settings immediately after RTCRST.
(2) BATTLOCK and CARDLOCK Notifications
No dedicated pins for BATTLOCK and CARDLOCK functions are assigned in the V
R
4102. They must be
assigned to either of GPIO[12..9] pins and they are manipulated as two of GIU interrupts.
A.2.7 RTC
(1) RTC Long Timers
The V
R
4102 has two RTC Long timers, on the other hand the V
R
4101 has only one.
(2) TClock Counter
TClock counter of the V
R
4102 is 25-bit long which is 6 bits shorter than that of the V
R
4101.
TClock counter of the V
R
4102 is added as one of the interrupt factors, and an interrupt request occurs when its
value becomes 1. In the V
R
4101, no interrupt request is caused by TClock counter.