- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381146 > UC1682TFBZ (Electronic Theatre Controls, Inc.) HIGH-VOLTAGE MIXED-SIGNAL IC PDF資料下載
參數(shù)資料
| 型號： | UC1682TFBZ |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | HIGH-VOLTAGE MIXED-SIGNAL IC |
| 中文描述： | 高電壓混合信號集成電路 |
| 文件頁數(shù)： | 37/70頁 |
| 文件大小： | 1161K |
| 代理商： | UC1682TFBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
UC1682
80x104RGB CSTN Controller-Driver
Revision 0.6
35
H
OST
I
NTERFACE
As summarized in the table below, UC1682
supports two parallel bus protocols, in either 8-bit
or 4-bit bus width, and three serial bus protocols.
Designers can either use parallel bus to achieve
high data transfer rate, or use serial bus to create
compact LCD modules.
Bus Type
Width
Access
BM[1:0]
D[7:6]
CS[1:0]
8080
6800
S8 (4wr)
S8uc (3wr)
Serial
Write Only
00
11
S9 (3wr)
8-bit
4-bit
Read/Write
00
0X
8-bit
4-bit
10
Data
11
Data
01
0X
Chip Select
00
10
01
1X
CD
WR0
Control/Data
_ _
R/W
EN
–
___ __
WR
___ __
RD
–
WR1
D[5:4]
D[3:0]
–
–
Data
Data
–
Data
Data
–
C
Data
Data
D0=SCK, D3=SDA
* Connect unused control pins and data bus pins to V
DD
or V
SS
CS
Disable
Interface
9
9
9
9
CS
Init bus
state
CD 1<=>0
Init bus
state
CD 1=>0
init color
mapping
9
9
9
9
RESET
Init bus
state
9
9
9
9
RESET
init color
mapping
9
9
9
9
8-bit
–
–
4-bit
–
9
–
9
S8 or S9
9
–
S8uc
CS disable bus interface – CS can be used to disable Bus Interface Write / Read Access.
CD refers to CD transitions within valid CS window. CD = 0 means write command or read status.
CS / CD Sync / RESET can be used to initialize bus state machine (like 4 bits / S8 / S9).
RESET can be pin reset / soft reset / power on reset.
CD can be used to initialize the multi-byte input RGB format to/from on-chip SRAM mapping.
Table 3:
Host interfaces Summary
P
ARALLEL
I
NTERFACE
The timing relationship between UC1682 internal
control signal RD, WR and their associated bus
actions are shown in the figure below.
The Display RAM read interface is implemented
as a two-stage pipe-line. This architecture
requires that, every time memory address is
modified, either in 8-bit mode or 4-bit mode, by
either
Set CA,
or
Set RA
command, a dummy
read cycle needs to be performed before the
actual data can propagate through the pipe-line
and be read from data port D[7:0].
There is no pipeline in write interface of Display
RAM. Data is transferred directly from bus buffer
to internal RAM on the rising edges of write
pulses.
8-
BIT
& 4-
BIT
B
US
O
PERATION
UC1682 supports both 8-bit and 4-bit bus width.
The bus width is determined by pin BM[1].
4-bit bus operation exactly doubles the clock
cycles of 8-bit bus operation, MSB followed by
LSB, including the dummy read, which also
requires two clock cycles. The bus cycle of 4-bit
mode is reset each time CD pin changes state
(when CS is active).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UC1682THCZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XFBZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XHCZ | HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1834LQMLV | High Efficiency Linear Regulator |
| UC1834JQMLV | High Efficiency Linear Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UC1682THCZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682THDG | 制造商:Tianma Micro-electronics Co 功能描述:IC FOR TM9664FKFWG-11 - Bulk |
| UC1682XFBZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1682XHCZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HIGH-VOLTAGE MIXED-SIGNAL IC |
| UC1697V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128 x 128RGB C-STN LCD Controller-Driver w/ 16-bit per RGB On-Chip SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。