- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384032 > TVP3026-250 (Texas Instruments, Inc.) Video Interface PALETTE Exract(組合像素模式視頻接口調色器) PDF資料下載
參數(shù)資料
| 型號： | TVP3026-250 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface PALETTE Exract(組合像素模式視頻接口調色器) |
| 中文描述： | 視頻接口調色板Exract（組合像素模式視頻接口調色器） |
| 文件頁數(shù)： | 96/107頁 |
| 文件大?。?/td> | 707K |
| 代理商： | TVP3026-250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁當前第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
C–2
Extended Mode Setup
1.
Set loop clock PLL PLLEN bit to 0.
2.
Set pixel clock PLL PLLEN bit to 0.
3.
Set PLLSEL(1, 0) bits to 1x. (This causes programmed PLLEN bits to take effect. VCOs are
stopped.)
4.
Program pixel clock PLL N, M, and P registers (with PLLEN bit = 1) for new frequency.
5.
Poll pixel clock PLL status register until LOCK bit is set to 1.
6.
Program loop clock PLL Q divider (MCLK/loop clock control register bits 2–0).
7.
Program loop clock PLL N, M, and P registers (with PLLEN bit = 1) to new setting.
8.
Poll loop clock PLL status register until LOCK bit is set to 1.
Table C–2 TVP3026 Clock Programming Procedure – Extended Mode Setup
Index
Data
Comment
1A
75
Select pixel clock PLL as clock source. Set bits 6–4 to
disable unused VCLK output (see Note 3).
2C
2A
Point to P registers
2F
0
Set loop clock PLL PLLEN bit to 0.
2D
0
Set pixel clock PLL PLLEN bit to 0.
PLLSEL(1, 0)
11
Causes programmed PLLEN bits to take effect. VCOs
are stopped.
2C
0
Point to N registers
2D
N, M, P from table
Program pixel clock PLL (see Note 4)
2C
3F
Point to status registers
2D
(read)
3X
Poll until bit 6 (LOCK bit) is set
39
Set Q divider for loop clock PLL
2C
0
Point to N registers
2F
E1, 3D, Fx (8 bpp)
F1, 3D, Fx (15/16 bpp)
F9, BE, Fx (24 bpp, 8:3 mux)
F9, 3D, Fx (32 bpp)
Program loop PLL
2C
3F
Point to status registers
2F
(read)
Poll until bit 6 (LOCK bit) is set to 1.
Depends on pixel clock frequency so that the loop clock PLL VCO is within its operating range.
NOTES:
3. Setting index 0x1A bits 6–4 to 111 for all modes is optional. This disables the unused VCLK output for the
purpose of eliminating unnecessary switching. This changes the value from 0x07 to 0x77 for VGA mode,
and from 0x05 to 0x75 for high-resolution VGA and extended modes.
4. The upper two bits of the N register for all PLLs should be set to 11.
相關PDF資料 |
PDF描述 |
|---|---|
| TX24 | 60.8 MM 5 X 8 DOT MATRIX DISPLAYS |
| TXB0102DCTR | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TXB0102DCTT | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TZX7V5D | surface mount silicon Zener diodes |
| TZX6V2 | surface mount silicon Zener diodes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3026-250AMDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250APCE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250BMDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250BPCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3026-250CPCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。