- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384032 > TVP3026-250 (Texas Instruments, Inc.) Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TVP3026-250 |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器) |
| 中文描述： | 視頻接口調(diào)色板Exract（組合像素模式視頻接口調(diào)色器） |
| 文件頁(yè)數(shù)： | 32/107頁(yè) |
| 文件大?。?/td> | 707K |
| 代理商： | TVP3026-250 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)
2–18
SYSBL
LCLK = RCLK
P(63–0)
SCLK
Latch SYSBL
Falling Edge
Latch First Group of Pixel Data
1st
Group
2nd
Group
3rd
Group
Last Group
Last Group of Pixel Data
Latch SYSBL
Rising Edge
Latch Last Group
of Pixel Data
Latch Last Group
of Pixel Data
Figure 2–6. Frame-Buffer Timing Using SCLK
2.5.4
When SCLK is used, the TVP3026 supports the special clocking requirements of some VRAM devices. For
example, some VRAM devices require the first SCLK pulse to occur during blanking (SYSBL active)
between the split shift register transfer (SSRT) and the full shift register transfer VRAM operations. When
SCLK mode is enabled (TCR5 = 1) and SYSBL is active, a high pulse on the SFLAG input is passed directly
to the SCLK output. When the high pulse on SFLAG is detected at any time during blanking, the first SCLK
pulse normally generated after coming out of blanking is suppressed. This is because the SSRT operation
leaves the first pixel group of the new line on the pixel bus as opposed to the last pixel group of the previous
line. Figure 2–7 shows the SCLK timing mode with the first SCLK pulse relocated. When this function is not
used, the SFLAG terminal should be connected to GND.
Split Shift-Register-Transfer Support
SYSBL
LCLK = RCLK
SCLK
Latch First Group
of Pixel Data
Last
Group
2nd
Group
3rd
Group
4th
Group
1st Group
SCLK Between Split Shift Register and Full Shift Register Transfer
Latch Last Group of Pixel Data
SFLAG
P(63–0)
Figure 2–7. Frame-Buffer Timing Using SCLK (With First SCLK Pulse Relocated)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TX24 | 60.8 MM 5 X 8 DOT MATRIX DISPLAYS |
| TXB0102DCTR | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TXB0102DCTT | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TZX7V5D | surface mount silicon Zener diodes |
| TZX6V2 | surface mount silicon Zener diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3026-250AMDN | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250APCE | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250BMDN | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-250BPCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TVP3026-250CPCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。