參數(shù)資料
型號： TTSI4K32T
廠商： Lineage Power
英文描述： 4096-Channel, 32-Highway Time-Slot Interchanger(4096通道、32路干線時隙交換機)
中文描述： 4096通道，32道時隙交換器（4096通道，32路干線時隙交換機）
文件頁數(shù)： 3/64頁
文件大小： 1105K
代理商： TTSI4K32T
Data Sheet
June 2000
TTSI4K32T
4096-Channel, 32-Highway Time-Slot Interchanger
3
Lucent Technologies Inc.
List of Figures
Figures
Page
Figure 1. Block Diagram of the TTSI4K32T .............................................................................................................6
Figure 2. 217-Pin PBGA (Bottom View)...................................................................................................................7
Figure 3. A Typical TSI Application........................................................................................................................15
Figure 4. An 8K Time-Slot Switch Made from 4K TSIs ..........................................................................................17
Figure 5. Asynchronous Read................................................................................................................................18
Figure 6. Asynchronous Write................................................................................................................................18
Figure 7. Synchronous Read .................................................................................................................................19
Figure 8. Synchronous Write..................................................................................................................................19
Figure 9. Mixed-Highway Data Rates ....................................................................................................................20
Figure 10. Virtual and Physical Frames .................................................................................................................21
Figure 11. Synchronization to FSYNC ...................................................................................................................22
Figure 12. Highway Offsets....................................................................................................................................23
Figure 13. Mixed Low-Latency and Frame-Integrity Modes...................................................................................27
Figure 14. Block Diagram of the TTSI4K32T's Boundary-Scan Test Logic ...........................................................30
Figure 15. BS TAP Controller State Diagram.........................................................................................................31
Figure 16. Asynchronous Read Cycle Timing Using DT Handshake.....................................................................56
Figure 17. Asynchronous Write Cycle Timing Using DT Handshake.....................................................................56
Figure 18. Asynchronous Read Cycle Timing Using Only CS ...............................................................................57
Figure 19. Asynchronous Write Cycle Timing Using Only CS ...............................................................................57
Figure 20. Synchronous Read Cycle Timing..........................................................................................................58
Figure 21. Synchronous Write Cycle Timing..........................................................................................................58
Figure 22. TDM Highway Timing............................................................................................................................60
Figure 23. JTAG Interface Timing..........................................................................................................................61
相關(guān)PDF資料
PDF描述
TU24C04 CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM
TU24C04BP CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM
TU24C04BP3 CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM
TU24C04BP3I CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM
TU24C04BPI CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TTSI4K32T3BAL 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger
TTSL-1 功能描述:電線鑒定 THERM. TRANS. SELFLAM LABEL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
TTSL10VC3-5 功能描述:電線鑒定 ThermTrans, Self-Lam Label, Vinyl, .50" RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
TTSL126VC3-1 功能描述:電線鑒定 1.0" X 7.44" THERMAL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
TTSL-13 功能描述:電線鑒定 ThermTrans, Self-Lam Label, Vinyl, 1.00" RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*