- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373747 > TTSI4K32T (Lineage Power) 4096-Channel, 32-Highway Time-Slot Interchanger(4096通道、32路干線時(shí)隙交換機(jī)) PDF資料下載
參數(shù)資料
| 型號(hào)： | TTSI4K32T |
| 廠商： | Lineage Power |
| 英文描述： | 4096-Channel, 32-Highway Time-Slot Interchanger(4096通道、32路干線時(shí)隙交換機(jī)) |
| 中文描述： | 4096通道，32道時(shí)隙交換器（4096通道，32路干線時(shí)隙交換機(jī)） |
| 文件頁數(shù)： | 22/64頁 |
| 文件大?。?/td> | 1105K |
| 代理商： | TTSI4K32T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
TTSI4K32T
4096-Channel, 32-Highway Time-Slot Interchanger
Data Sheet
June 2000
22
Lucent Technologies Inc.
TDM Highway Interface Timing
(continued)
TDM Highway Alignment at Zero Offset
The TDM highway interface logic is designed to make interconnection to the TTSI4K32T as simple as possible.
Consider the timing diagram shown in Figure 11 below. Assume the following configuration register settings:
I
FSYNC is active-high, FSP (bit 2) is set to 1 in the general command register.
I
FSYNC is sampled by the rising edge of CK, FSSE (bit 1) is set to 1 in the general command register.
I
The Tx and Rx highways are all set for zero bit and time-slot offset.
I
The input CK speed is equal to the highway data rate.
One can see that time slot 0 of a frame coincides with the sampling of an active FSYNC.
At that edge:
I
Bit 0 of time slot 0 is latched from the Rx highway with the coincident clock.
I
Bit 0 of time slot 0 is transmitted starting with the coincident clock.
5-6958(F)r.2
Figure 11. Synchronization to FSYNC
TDM Highway Offsets
An offset may be added to the sampling of Rx time slot 0, bit 0 or the transmission of Tx time slot 0, bit 0. This can
be done on any of the receive and/or transmit highways, totally independent from one another. This is done by set-
ting the time-slot offset number, bit offset number, and fractional bit offset number on a per-highway basis using the
receive and transmit highway configuration registers. To illustrate this point, consider the timing diagram shown in
Figure 12 on page 23. Assume the following configuration register programming:
I
The input CK speed is set to 8.192 MHz.
I
FSYNC is active-high, FSP (bit 2) is set to 1 in the general command register.
I
FSYNC is sampled by the rising edge of CK, FSSE (bit 1) is set to 1 in the general command register.
I
The RXD0 highway is set for 3/4-bit offset and a highway data rate of 4.096 Mbits/s.
I
The TXD0 highway is set for 1-bit offset and a highway data rate of 2.048 Mbits/s.
One can see that bit 0 of the receive time slot 0 is sampled 1 and 1/2 CK cycles after FSYNC is sampled active.
Since CK is set for 8.192 MHz and RXD0 is set for 4.096 Mbits/s, then 1 and 1/2 CK cycles equals 3/4 of a
4.096 Mbits/s bit period.
FSYNC SAMPLED ACTIVE
Rx TIME SLOT 0 BIT 0 SAMPLE POINT
Rx TIME SLOT 0, BIT 0
Rx TIME SLOT 0, BIT 0
Tx TIME SLOT 0, BIT 0
Tx TIME SLOT 0, BIT 1
FSYNC
CK
T
X
HIGHWAY
R
X
HIGHWAY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TU24C04 | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
| TU24C04BP | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
| TU24C04BP3 | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
| TU24C04BP3I | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
| TU24C04BPI | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TTSI4K32T3BAL | 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSL-1 | 功能描述:電線鑒定 THERM. TRANS. SELFLAM LABEL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in |
| TTSL10VC3-5 | 功能描述:電線鑒定 ThermTrans, Self-Lam Label, Vinyl, .50" RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in |
| TTSL126VC3-1 | 功能描述:電線鑒定 1.0" X 7.44" THERMAL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in |
| TTSL-13 | 功能描述:電線鑒定 ThermTrans, Self-Lam Label, Vinyl, 1.00" RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。