- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373747 > TTSI2K32T3BAL 2048-Channel, 32-Highway Time-Slot Interchanger PDF資料下載
參數(shù)資料
| 型號(hào)： | TTSI2K32T3BAL |
| 英文描述： | 2048-Channel, 32-Highway Time-Slot Interchanger |
| 中文描述： | 2048通道，32道時(shí)隙交換器 |
| 文件頁(yè)數(shù)： | 41/66頁(yè) |
| 文件大?。?/td> | 1321K |
| 代理商： | TTSI2K32T3BAL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Preliminary Data Sheet
February 1999
TTSI2K32T
2048-Channel, 32-Highway Time-Slot Interchanger
41
Lucent Technologies Inc.
Configuration Register Architecture
(continued)
Table 22. Interrupt Status Register
*
(0x07)
* Read-only register.
This register is clear on read. Once the status bits are read, they will remain cleared until the next interrupt event
occurs. The interrupt mask register in combination with the global interrupt enable GIE (bit 0) in the global interrupt
mask register determines when the INT pin gets asserted when an interrupt status bit gets set. In general, the
interrupt status register bits will update regardless of the mask bits. The exception to this is the FSERR bit, which
will not be set if the corresponding mask bit is set.
Bit
7
6
Symbol
—
FSERR
Name/Description
Reserved.
Read as 0.
Frame Sync Error.
When set to 1, this bit indicates that an error related to frame
sync has occurred. This error could be a result of a missing FSYNC or a mis-
aligned FSYNC.
Test Pattern Detected.
The TPD bit indicates the state of the test-pattern
checker. When TPD = 0, the test-pattern checker
has not
yet located the
selected test pattern. When TPD = 1, the test-pattern checker
has
located the
selected test pattern. Test-pattern data must be error-free for 32 time slots before
it is considered detected. If 32 or more time slots are selected for test-pattern
checking, this event could occur within one 125
μ
s frame. If only two time slots
are selected for test-pattern checking, then the test pattern will be detected after
16 frames.
Reserved.
Read as 0 or 1.
Error Detected.
This bit is set to 1 each time an error has been detected in the
test pattern once the test pattern has first been detected.
Reserved.
Read as 0.
BIST Complete.
When set to 1, this status bit indicates that the BIST sequence is
complete.
Bit Errors Inserted.
When set to 1, this status bit indicates that the request to
insert bit errors into the outgoing test pattern is complete.
5
TPD
4
3
—
ERD
2
1
—
BC
0
BEI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TTSI2K32T | 2048-Channel, 32-Highway Time-Slot Interchanger(2048通道、32路干線時(shí)隙交換機(jī)) |
| TTSI4K32T | 4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSI4K32T3BAL | 4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSI4K32T | 4096-Channel, 32-Highway Time-Slot Interchanger(4096通道、32路干線時(shí)隙交換機(jī)) |
| TU24C04 | CMOS I2C 2-WIRE BUS 4K ELECTRICALLY ERASABLE PROGRAMMABLE ROM 512 X 8 BIT EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TTSI4K32T | 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSI4K32T3BAL | 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSL-1 | 功能描述:電線鑒定 THERM. TRANS. SELFLAM LABEL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in |
| TTSL10VC3-5 | 功能描述:電線鑒定 ThermTrans, Self-Lam Label, Vinyl, .50" RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in |
| TTSL126VC3-1 | 功能描述:電線鑒定 1.0" X 7.44" THERMAL RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。