參數(shù)資料
型號(hào): TSS463-AA
英文描述: TSS463-AA [Updated 3/03. 60 Pages]
中文描述: TSS463 -機(jī)管局[更新3月3日。 60頁(yè)]
文件頁(yè)數(shù): 25/52頁(yè)
文件大?。?/td> 268K
代理商: TSS463-AA
TSS461C
25
Rev. D (22 Feb 01)
ETIP
: Enable Transmission In Progress
One : Enable TIP generation
Zero : Disable TIP generation.
The Transmission In Progress (TIP), tells the diagnosis system to
enable transmission diagnosis.
ESDC
: Enable System Diagnosis Clock
One : Enable SDC divider.
Zero : Disable SDC divider.
The Synchronous Diagnosis Clock (SDC), controls the cycle time of
the synchronous diagnosis.
9.2.4. Command Register (0x03) :
7
6
5
4
3
2
1
0
GRES
SLEEP
IDLE
ACTI
REAR
0
0
MSDC
Write only register.
Reserved : Bit 1, 2 these bit must not be set by the user ; a zero must always be written to these bit.
If the circuit is operating at low birates there might be a considerable delay between the writing of this register and
the performing of the actual command (worst case 6 timeslots). The user is therefore recommanded to verify, by
reading the Line Status Register (0x04) that the commands have been performed.
GRES
: General Reset.
The Reset circuit command bit performs, if set, exactly as if the external
reset pin was asserted. This command bit has its own auto-reset circuitry.
One : Reset active
Zero : Reset inactive
SLEEP
: Sleep command.
If the user sets the Sleep bit, the circuit will enter sleep mode. When the
circuit is in sleep mode, all non-user registers are setup to minimize
power consumption and the oscillator is stopped. To exit from this mode
the user must set either the idle or activate commands.
One : Sleep active
Zero : Sleep inactive
IDLE
: Idle command.
If the user sets the Idle bit, the circuit will enter idle mode. In idle mode
the oscillator will operate, but the TSS461C will not transmit or receive
anything on the bus, and the TXD output will be in three state
One : Idle active
Zero : Idle inactive
ACTI
: Activate command.
The Activate command will put the circuit in the active mode, i.e it will
transmit and receive normally on the bus. When the circuit is in activate
mode the TXD three-state output is enabled.
One : Activate active
Zero : Activate inactive
REAR
: Re-Arbitrate command.
This command will, after the current attempt, reset the retry counter and
re-arbitrate the messages to be transmitted in order to find the highest
priority message to transmit.
One : Re-arbitrate active
Zero : Re-arbitrate inactive
MSDC
: Manual System Diagnosis Clock.
Rather than using the SDC divider described in section 9.2.3., the user
can use the manual SDC command to generate a SDC pulse for the
diagnosis system.
This MSDC pulse should be high at least two timeslot clock.
相關(guān)PDF資料
PDF描述
TSS463D Industrial Control IC
TSS463R Industrial Control IC
TSS461E VAN Data Link Controller
TSS461E-TDRA-9 VAN Data Link Controller
TSS461E-TERA-9 VAN Data Link Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSS463-AA_04 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface
TSS463-AAR 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface
TSS463A-TERZ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC ASICS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray