- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB14AA1AI (Texas Instruments, Inc.) 3.3 V IEEE 1394-1995 BACKPLANE PHY PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB14AA1AI |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3.3 V IEEE 1394-1995 BACKPLANE PHY |
| 中文描述： | 3.3伏電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995底板PHY |
| 文件頁(yè)數(shù)： | 9/37頁(yè) |
| 文件大?。?/td> | 257K |
| 代理商： | TSB14AA1AI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
1
–
4
1.5
Terminal Descriptions
TERMINAL
TYPE
I/O
DESCRIPTION
NAME
CLK_SEL0
NO.
46
CMOS
I
Clock select 0. If this terminal is set to low (0) then the speed is 98.304 Mbps. If this terminal is set to
high (1) the speed is 49.152 Mbps.
To operate at 100 Mbps requires an input clock of 98.304 MHz. To operate at 49.152 Mbps requires
an input clock of 49.152 MHz.
Clock select 1. CLK_SEL1 must be tied to ground during normal operation.
CLK_SEL1
47
CMOS
I
CTL0, CTL1
7, 8
CMOS
I/O
Control I/O. These are bidirectional signals that communicate between the TSB14AA1A and the
link layer that controls the passage of information between the two devices.
Data I/O. These are bidirectional information signals that communicate the data between the
TSB14AA1A and the link layer controller.
Enable on-chip regulator. This active low pin enables the 1.8 V on
–
chip regulator.
D0, D1
10, 12
CMOS
I/O
EN
38
Supply
I
EX_ID0
19
CMOS
I
External ID 0. The state of this pin sets the value of bit 0 of the
PHYSICAL_ID
field in the
NODE ID
Register upon hardware or SWHRST reset. The register bit may be modified by software.
External ID 1. The state of this pin sets the value of bit 1 of the
PHYSICAL_ID
field in the
NODE ID
register upon hardware or SWHRST reset. The register bit may be modified by software.
External ID 2. The state of this pin sets the value of bit 2 of the
PHYSICAL_ID
field in the
NODE ID
register upon hardware or SWHRST reset. The register bit may be modified by software.
External ID 3. The state of this pin sets the value of bit 3 of the
PHYSICAL_ID
field in the
NODE ID
register upon hardware or SWHRST reset. The register bit may be modified by software.
External ID 4. The state of this pin sets the value of bit 4 of the
PHYSICAL_ID
field in the
NODE ID
register upon hardware or SWHRST reset. The register bit may be modified by software.
External ID 5. The state of this pin sets the value of bit 5 of the
PHYSICAL_ID
field in the
NODE ID
register upon hardware or SWHRST reset. The register bit may be modified by software.
External priority 0. The state of this pin sets the value of bit 0 of the
PRIORITY
field in the
PRIORITY
register upon hardware or SWHRST reset. The register bit may be modified by software.
External priority 1. The state of this pin sets the value of bit 1 of the
PRIORITY
field in the
PRIORITY
register upon hardware or SWHRST reset. The register bit may be modified by software.
External priority 2. The state of this pin sets the value of bit 2 of the
PRIORITY
field in the
PRIORITY
register upon hardware or SWHRST reset. The register bit may be modified by software.
External priority 3. The state of this pin sets the value of bit 3 of the
PRIORITY
field in the
PRIORITY
register upon hardware or SWHRST reset. The register bit may be modified by software.
Ground voltage reference
EX_ID1
20
CMOS
I
EX_ID2
21
CMOS
I
EX_ID3
22
CMOS
I
EX_ID4
23
CMOS
I
EX_ID5
24
CMOS
I
EX_PR0
13
CMOS
I
EX_PR1
14
CMOS
I
EX_PR2
15
CMOS
I
EX_PR3
16
CMOS
I
GND
4, 18, 28,
32, 34, 44
9
Supply
IDS
CMOS
I
Invert data strobe. When this pin is set low, the TDATA, TSTRB, RDATA, RSTRB, OCDOE, and
TDOE pins operate normally (i.e., true). When this pin is set high, these six pins are inverted.
Link-On output. This pin notifies the LLC to power-up and become active. LINKON is a square-wave
signal with a frequency between 4 and 8 MHz when active. LINKON is otherwise driven low, except
during a hardware reset when it is high impedance.
LINKON is activated if the LPS is inactive (LLC inactive) and when the PHY receives a link-on PHY
packet addressed to this node.
Once activated, LINKON will continue active until the LPS becomes active (LLC active). The PHY
also deasserts (low) LINKON when a bus-reset occurs.
LINKON
2
CMOS
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14AA1AT | 3.3 V IEEE 1394-1995 BACKPLANE PHY |
| TSB21LV03BI | IEEE 1394-1995 Triple-Cable Transceiver/Arbiter(IEEE1394-1995 三電纜收發(fā)器/判優(yōu)器) |
| TSB42AA4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA4PDT | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AA4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14AA1AIPFB | 功能描述:1394 接口集成電路 IEEE139419953.3V1prt 50/100Mbps BkplnPHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1AIPFBG4 | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1APFB | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1APFBG4 | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1AT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V IEEE 1394-1995 BACKPLANE PHY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。