- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSA5523M (NXP Semiconductors N.V.) Fan Finger Guard PDF資料下載
參數(shù)資料
| 型號： | TSA5523M |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Fan Finger Guard |
| 中文描述： | 1.4千兆赫的I2C總線控制的多媒體合成器 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 182K |
| 代理商： | TSA5523M |
1996 Dec 17
7
Philips Semiconductors
Product specification
1.4 GHz I
2
C-bus controlled multimedia
synthesizer
TSA5523M
Table 3
Address selection
INPUT VOLTAGE APPLIED TO PIN AS
MA1
MA0
0 V to 0.1V
CC1
open-circuit or 0.2V
CC1
to 0.3V
CC1
0.4V
CC1
to 0.6V
CC1
0.9V
CC1
to V
CC1
0
0
1
1
0
1
0
1
Table 4
Test bits
Table 5
Ratio select bits
Table 6
Band-switch output levels
T2
T1
T0
DEVICE OPERATION
0
0
1
0
1
1
1
X
0
normal mode
charge-pump is OFF
charge-pump is sinking
current
charge-pump is sourcing
current
f
ref
is available on P6 output
f
div/2
is available on P6 output
1
1
1
1
1
0
0
0
1
RSA
RSB
REFERENCE DIVIDER
X
0
1
0
1
1
640
1024
512
P7
P5
P4
OUTPUT
VOLTAGE
ON PIN BS
PHILIPS M/O
IC’s BAND
1
1
0
1
1
0
1
1
0
1
1
1
0.25 V
0.4V
CC1
0.8V
CC1
V
CC1
V
CC1
band A
band B
band C
band C
band C
all other codes
Read mode: R/W = 1
(see Table 7)
Data can be read out of the device by setting the R/W bit
to logic 1. After the slave address has been recognized,
the device generates an acknowledge pulse and the first
data byte (status byte) is transferred on the SDA line
(MSB first). Data is valid on the SDA line during a HIGH
level of the SCL clock signal. A second data byte can be
read out of the device if the processor generates an
acknowledge on the SDA line (master acknowledge).
End of transmission will occur if no master acknowledge
occurs. The device will then release the data line to allow
the processor to generate a STOP condition. When Ports
P0 to P2 are used as inputs, the corresponding bits
must
be logic 0 (high-impedance state). The Power-On Reset
flag (POR) is set to logic 1 at power-on. It is reset when an
end-of-data is detected by the device (end of a read
sequence). Control of the loop is made possible with the
in-lock flag FL (FL = 1) which indicates when the loop is
locked. The bits I2, I1 and I0 represent the status of the I/O
Ports P2, P1 and P0 respectively.
A logic 0 indicates a LOW level and a logic 1 indicates a
HIGH level (see threshold level in the “Characteristics”).
A built-in ADC is available on pin P6. This converter can be
used to feed AFC information to the controller from the IF
section of the television. The relationship between bits
A2, A1 and A0 is given in Table 9.
At power-on, the device is reset as follows: all ports are set
to the high-impedance state, except P4, P5 and P7 which
are set to logic 1. The tuning amplifier is in the
high-impedance state (OS = 1). The POR level is fixed to
3
×
V
BE
(2.1 V typ.). If V
CC1
goes below the POR level the
circuit is reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA5526 | 1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527M | 1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527T | 1.3 GHz universal bus-controlled TV synthesizers |
| TSA5527 | 1.3 GHz universal bus-controlled TV synthesizer(1.3 GHz通用總線控制的TV合成器) |
| TSA5526AM | 1.3 GHz universal bus-controlled TV synthesizers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA5523M/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.4 GHz I2C-bus controlled multimedia synthesizer |
| TSA5526 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5526AM | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5526AT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers |
| TSA5526ATD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C-Bus Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。