參數(shù)資料
型號(hào): TS87C52X2-VLEB
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44
封裝: 1.40 MM HEIGHT, VQFP-44
文件頁(yè)數(shù): 82/83頁(yè)
文件大?。?/td> 8336K
代理商: TS87C52X2-VLEB
93
7707F–AVR–11/10
AT90USB82/162
Figure 14-3. Output Compare Unit, Block Diagram
The OCR0x Registers are double buffered when using any of the Pulse Width Modulation
(PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the dou-
ble buffering is disabled. The double buffering synchronizes the update of the OCR0x Compare
Registers to either top or bottom of the counting sequence. The synchronization prevents the
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR0x Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCR0x Buffer Register, and if double buffering is dis-
abled the CPU will access the OCR0x directly.
14.4.1
Force Output Compare
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC0x) bit. Forcing Compare Match will not set the
OCF0x Flag or reload/clear the timer, but the OC0x pin will be updated as if a real Compare
Match had occurred (the COM0x1:0 bits settings define whether the OC0x pin is set, cleared or
toggled).
14.4.2
Compare Match Blocking by TCNT0 Write
All CPU write operations to the TCNT0 Register will block any Compare Match that occur in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR0x to be initial-
ized to the same value as TCNT0 without triggering an interrupt when the Timer/Counter clock is
enabled.
14.4.3
Using the Output Compare Unit
Since writing TCNT0 in any mode of operation will block all Compare Matches for one timer
clock cycle, there are risks involved when changing TCNT0 when using the Output Compare
Unit, independently of whether the Timer/Counter is running or not. If the value written to TCNT0
equals the OCR0x value, the Compare Match will be missed, resulting in incorrect waveform
OCFnx (Int.Req.)
= (8-bit Comparator )
OCRnx
OCnx
DATA BUS
TCNTn
WGMn1:0
Waveform Generator
top
FOCn
COMnX1:0
bottom
相關(guān)PDF資料
PDF描述
TS87C54X2-VLBB 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44
TSC80C31-12KA 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
TS80C52X2ZZZ-LIE 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
TS87C52X2-MIE 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44
TS80C58X2XXX-VIA 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS87C54 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
TS87C54X2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller 16/32 Kbytes ROM/OTP
TS87C54X2-LCA 功能描述:IC MCU 8BIT 16K OTP 30MHZ 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(32K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
TS87C54X2-LCAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC
TS87C54X2-LCB 功能描述:IC MCU 8BIT 16K OTP 30MHZ 44PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:8KB(4K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)