參數(shù)資料
型號(hào): TS87C52X2-VLEB
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44
封裝: 1.40 MM HEIGHT, VQFP-44
文件頁(yè)數(shù): 73/83頁(yè)
文件大小: 8336K
代理商: TS87C52X2-VLEB
85
7707F–AVR–11/10
AT90USB82/162
Note:
1. n = 3, 2, 1or 0.
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.
12.0.2
External Interrupt Control Register B – EICRB
Bits 7..0 – ISC71, ISC70 - ISC41, ISC40: External Interrupt 7 - 4 Sense Control Bits
The External Interrupts 7 - 4 are activated by the external pins INT7:4 if the SREG I-flag and the
corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that
activate the interrupts are defined in Table 12-3. The value on the INT7:4 pins are sampled
before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one
clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an inter-
rupt. Observe that CPU clock frequency can be lower than the XTAL frequency if the XTAL
divider is enabled. If low level interrupt is selected, the low level must be held until the comple-
tion of the currently executing instruction to generate an interrupt. If enabled, a level triggered
interrupt will generate an interrupt request as long as the pin is held low.
Note:
1. n = 7, 6, 5 or 4.
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed.
Table 12-1.
Interrupt Sense Control(1)
ISCn1
ISCn0
Description
0
The low level of INTn generates an interrupt request.
0
1
Any edge of INTn generates asynchronously an interrupt request.
1
0
The falling edge of INTn generates asynchronously an interrupt request.
1
The rising edge of INTn generates asynchronously an interrupt request.
Table 12-2.
Asynchronous External Interrupt Characteristics
Symbol
Parameter
Condition
Min
Typ
Max
Units
tINT
Minimum pulse width for asynchronous
external interrupt
50
ns
Bit
7654
3
2
1
0
ISC71
ISC70
ISC61
ISC60
ISC51
ISC50
ISC41
ISC40
EICRB
Read/Write
R/WR/W
Initial Value
0000
0
Table 12-3.
Interrupt Sense Control
ISCn1
ISCn0
Description
0
The low level of INTn generates an interrupt request.
0
1
Any logical change on INTn generates an interrupt request
1
0
The falling edge between two samples of INTn generates an interrupt request.
1
The rising edge between two samples of INTn generates an interrupt request.
相關(guān)PDF資料
PDF描述
TS87C54X2-VLBB 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44
TSC80C31-12KA 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
TS80C52X2ZZZ-LIE 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP44
TS87C52X2-MIE 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQFP44
TS80C58X2XXX-VIA 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS87C54 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER
TS87C54X2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller 16/32 Kbytes ROM/OTP
TS87C54X2-LCA 功能描述:IC MCU 8BIT 16K OTP 30MHZ 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(32K x 8) 程序存儲(chǔ)器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
TS87C54X2-LCAD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC
TS87C54X2-LCB 功能描述:IC MCU 8BIT 16K OTP 30MHZ 44PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:87C 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,LIN,SPI,UART/USART,USI 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,溫度傳感器,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:8KB(4K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:帶卷 (TR)