參數(shù)資料
型號(hào)： TS8388BVF
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
封裝： CERAMIC, QFP-68
文件頁(yè)數(shù)： 43/44頁(yè)
文件大小： 850K
代理商： TS8388BVF
8
8
TS8388BF
Preliminary Beta-Site
Specification
Parameter
Symb
Temp
Test
level
Min
Typ
Max
Unit
SWITCHING PERFORMANCE AND CHARACTERISTICS – See Timing Diagrams Figure 1, Figure 2
Maximum clock frequency
FS
Full
1
1.4
GSPS
Minimum clock frequency
FS
Full
IV
10
MSPS
Minimum Clock pulse width (high)
TC1
Full
IV
0.280
0.500
50
ns
Minimum Clock pulse width (low)
TC2
Full
IV
0.350
0.500
50
ns
Aperture delay
(Note 2)
TA
Full
IV
100
+250
400
ps
Aperture uncertainty
(Notes 2, 5)
Jitter
25
oC
IV
0.4
0.6
ps (rms)
Data output delay
(Notes 2, 10, 11, 12)
TOD
Full
IV
1150
1360
1660
ps
Output rise/fall time for DATA (20 % – 80 %)
(note 11)
TR/TF
Full
IV
250
350
550
ps
Output rise/fall time for DATA READY
(20 % – 80 % )
(note 11)
TR/TF
Full
IV
250
350
550
ps
Data ready output delay
(Notes 2,10, 11, 12)
TDR
Full
IV
1110
1320
1620
ps
Data ready reset delay
TRDR
Full
IV
720
1000
ps
TOD-TODR
(notes 9, 13)
TOD-
TDR
Full
IV
40
ps
TC1+TDR-TOD
See Timing Diagram (Note 2) @ 1Gsps
TD1
Full
IV
460
ps
Data pipeline delay
TPD
Full
IV
4
clock
cycles
Note 1 : Differential output buffers are internally loaded by 75
resistors. Buffer bias current = 11 mA.
Note 2 : See definition of terms
Note 3 : Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
Note 4 : Output error amplitude <
± 4 LSB around worst code.
Note 5 :
Maximum jitter value obtained for single–ended clock input on the JTS8388B die (chip on board) : 200 fs.
(500 fs expected on TS8388BF)
Note 6 : Digital output back termination options depicted in Application Notes figures 3,4,5 .
Note 7 : With a typical value of TD = 465 ps, at 1 Gsps, the timing safety margin for the data storing using the ECLinPS 10E452 output registers
from Motorola is of
± 315 ps, equally shared before and after the rising edge of the Data Ready signals (DR, DRB).
Note 8 : The clock inputs may be indifferently entered in differential or single–ended, using ECL levels or 4 dBm typical power level into the
50
termination resistor of the inphase clock input.
(4 dBm into 50
clock input correspond to 10 dBm power level for the clock generator.)
Note 9 : At 1GSPS, 50/50 clock duty cycle, TC2 = 500 ps (TC1). TDR - TOD = -100 ps (typ) does not depend on the sampling rate.
Note 10 : Specified loading conditions for digital outputs :
- 50
or 75 controlled impedance traces properly 50 / 75 terminated, or unterminated 75 controlled impedance traces.
- Controlled impedance traces far end loaded by 1 standard ECLinPS register from Motorola.( e.g. : 10E452 ) ( Typical input parasitic
capacitance of 1.5 pF including package and ESD protections. )
Note 11 : Termination load parasitic capacitance derating values :
- 50
or 75 controlled impedance traces properly 50 / 75 terminated : 60 ps / pF or 75 ps per additionnal ECLinPS load.
- Unterminated ( source terminated ) 75
controlled impedance lines : 100 ps / pF or 150 ps per additionnal ECLinPS termination load.
Note 12 : apply proper 50 / 75
impedance traces propagation time derating values : 6 ps / mm (155 ps/inch) for TSEV8388BF Evaluation Board.
Note 13 : Values for TOD and TDR track each other over temperature, ( 1 % variation for TOD - TDR per 100
oC. temperature variation ). Therefore
TOD - TDR variation over temperature is negligible. Moreover, the internal ( onchip ) and package skews between each Data TODs and
TDR effect can be considered as negligible.Consequently, minimum values for TOD and TDR are never more than 100 ps apart. The same
is true for the TOD and TDR maximum values (see Advanced Application Notes about TOD - TDR variation over temperature in section 7).
相關(guān)PDF資料
PDF描述
TS8388BMFB/Q 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BMF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68
TS8388BCG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS8388BCG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
TS8388BCG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8388BVFS 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS8388BVGL (+LID) 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays
TS83C194 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
TS83C196KB-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*