- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98300 > TS8388BVF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS8388BVF |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數(shù)： | 1/44頁 |
| 文件大?。?/td> | 850K |
| 代理商： | TS8388BVF |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Preliminary Beta-Site
Specification
MAIN FEATURES
§ 8-bit resolution.
§ ADC gain adjust.
§ 1.5 GHz full power input bandwidth.
§ 1 Gsps (min) sampling rate.
§ SINAD = 44.3 dB (7.2 Effective Bits) SFDR = 58 dBc
@ FS = 1 Gsps, FIN = 20 MHz :
§ SINAD = 42.9 dB (7.0 Effective Bits) SFDR = 52 dBc
@ FS = 1 Gsps, FIN = 500 MHz :
§ SINAD = 40.3dB (6.8 Effective Bits) SFDR = 50 dBc
@ FS = 1 Gsps, FIN = 1000 MHz (-3 dB FS)
§ 2-tone IMD : -52dBc (489 MHz, 490 MHz) @ 1GSPS.
§ DNL = 0.4 LSB
INL = 0.7 LSB.
§ Low Bit Error Rate (10
-13 ) @ 1 Gsps
§ Very low input capacitance : 3 pF
§ 500 mVpp differential or single-ended analog inputs.
§ Differential or single-ended 50
ECL compatible clock inputs.
§ ECL or LVDS/HSTL output compatibility.
§ Data ready output with asynchronous reset.
§ Gray or Binary selectable output data ; NRZ output mode.
§ Power consumption :
3.6 W @ Tj = 70°C
3.8 W @ Tj =125°C
§ Dual power supply : ± 5 V
§ Radiation tolerance oriented design (150 Krad (Si) measured).
APPLICATIONS
§ Digital Sampling Oscilloscopes.
§ Satellite receiver.
§ Electronic countermeasures / Electronic warfare.
§ Direct RF down–conversion.
SCREENING
§ Atmel-Grenoble standard screening level
§ Mil-PRF-38535, QML level Q for package version, DSCC 5962-00504
§ Temperature range: up to -55°C < Tc ; Tj < +125°C
DESCRIPTION
The TS8388BF is a monolithic 8–bit analog–to–digital converter, designed for
digitizing wide bandwidth analog signals at very high sampling rates of up to 1
Gsps.
The TS8388BF is using an innovative architecture, including an on chip Sample
and Hold (S/H), and is fabricated with an advanced high speed bipolar process
(B6HF from Siemens).
The on–chip S/H has a 2 GHz full power input bandwidth, providing excellent
dynamic performance in undersampling applications (High IF digitizing).
F Suffix : CQFP 68
Ceramic Quad Flat Pack
ADC 8-bit 1 Gsps
TS8388BF
1/ Die form : JTS8388B
2/ Evaluation board :
TSEV8388BF
3/ Demultiplexer :
TS81102G0 : companion device available
Novembre 2000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS8388BMFB/Q | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BCG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8388BCG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8388BCG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS8388BVFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BVGL | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BVGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS83C194 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| TS83C196KB-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。