- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98300 > TS8388BCGL (E2V TECHNOLOGIES PLC) 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 PDF資料下載
參數(shù)資料
| 型號： | TS8388BCGL |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 |
| 封裝： | 1.27 MM PITCH, CERAMIC, BGA-68 |
| 文件頁數(shù)： | 3/62頁 |
| 文件大?。?/td> | 1267K |
| 代理商： | TS8388BCGL |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
11
0860E–BDC–05/07
e2v semiconductors SAS 2007
TS8388B
5.5
Explanation of Test Levels
Notes:
1. Unless otherwise specified, all tests are pulsed tests: therefore TJ = Tc = Tamb, where TJ, Tc and TA are
junction, case and ambient temperature respectively.
2. Refer to “Ordering Information” on page 52.
3. Only MIN and MAX values are guaranteed (typical values are issuing from characterization results).
5.6
Functions Description
Table 5-4.
Explanation of Test Levels
No.
Characteristics
1
100% production tested at +25
2
100% production tested at +25
°C(1), and sample tested at specified temperatures
(for “V” and “M” Temperature range(2)).
3
Sample tested only at specified temperatures.
4
Parameter is guaranteed by design and characterization testing (thermal steady-state
conditions at specified temperature).
5
Parameter is a typical value only.
6
100% production tested over specified temperature range
(for “B/Q” Temperature range(2)).
Table 5-5.
Functions Description
Name
Function
V
CC
Positive power supply
VEE
Analog negative power supply
V
PLUSD
Digital positive power supply
GND
Ground
VIN, VINB
Differential analog inputs
CLK, CLKB
Differential clock inputs
<D0:D7>
<D0B:D7B>
Differential output data port
DR, DRB
Differential data ready outputs
OR, ORB
Out of range outputs
GAIN
ADC gain adjust
GORB
Gray or Binary digital output select
DIOD/DRRB
Die junction temperature measurement/
asynchronous data ready reset
VIN
VINB
CLK
CLKB
D0
D7
D0B
D7B
16
DVEE = -5V
VCC = +5V
VPLUSD = +0V (ECL)
VPLUSD = +2.4V (LVDS)
TS8388B
VEE = -5V
GND
GAIN
GORG
DIOD/
DRRB
OR
ORB
DR
DRB
相關PDF資料 |
PDF描述 |
|---|---|
| TS8388BMFS | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVGL | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 |
| TS8388BMFSB/T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVFS | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TS8388BCGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS9NB1 | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。