- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98300 > TS8388BCGL (E2V TECHNOLOGIES PLC) 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS8388BCGL |
| 廠(chǎng)商： | E2V TECHNOLOGIES PLC |
| 元件分類(lèi)： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 |
| 封裝： | 1.27 MM PITCH, CERAMIC, BGA-68 |
| 文件頁(yè)數(shù)： | 23/62頁(yè) |
| 文件大?。?/td> | 1267K |
| 代理商： | TS8388BCGL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)
3
0860E–BDC–05/07
e2v semiconductors SAS 2007
TS8388B
5.
Specifications
5.1
Absolute Maximum Ratings
Note:
Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are
within specified operating conditions. Long exposure to maximum rating may affect device reliability. The use of a thermal heat
sink is mandatory. See “The board set comes fully assembled and tested, with the TS8388B installed.” on page 43.
5.2
Recommended Operating Conditions
Table 5-1.
Absolute Maximum Ratings
Parameter
Symbol
Comments
Value
Unit
Positive supply voltage
VCC
GND to 6
V
Digital negative supply voltage
DVEE
GND to –5.7
V
Digital positive supply voltage
V
PLUSD
GND –0.3 to 2.8
V
Negative supply voltage
VEE
GND to –6V
Maximum difference between negative supply voltage
DVEE to VEE
0.3
V
Analog input voltages
V
IN or VINB
–1 to +1
V
Maximum difference between VIN and VINB
VIN - VINB
–2 to +2
V
Digital input voltage
VD
GORB
–0.3 to VCC +0.3
V
Digital input voltage
V
D
DRRB
V
EE –0.3 to +0.9
V
Digital output voltage
VO
VPLUSD –3 to VPLUSD –0.5
V
Clock input voltage
VCLK or VCLKB
–3 to +1.5
V
Maximum difference between V
CLK and VCLKB
V
CLK - VCLKB
–2 to +2
V
Maximum junction temperature
TJ
+135
°C
Storage temperature
Tstg
–65 to +150
°C
Lead temperature (soldering 10s)
T
leads
+300
°C
Table 5-2.
Recommended Operating Conditions
Parameter
Symbol
Comments
Recommended Value
Unit
Min
Typ
Max
Positive supply voltage
VCC
4.5
+5
5.25
V
Positive digital supply voltage
V
PLUSD
ECL output compatibility
–
GND
–
V
Positive digital supply voltage
V
PLUSD
LVDS output compatibility
+1.4
+2.4
+2.6
V
Negative supply voltage
VEE, DVEE
–5.25
–5
–4.75
V
Differential analog input voltage
(Full Scale)
V
IN, VINB
VIN - VINB
50
differential or single-ended
±113
450
±125
500
±137
550
mV
mVpp
Clock input power level
P
CLK, PCLKB
50
single-ended clock input
3
4
10
dBm
Operating temperature range
T
J
Commercial grade: “C”
Industrial grade: “V”
Military grade: “M”
0 < Tc; TJ < 90
–40 < Tc; T
J < 110
–55 < Tc; TJ < +125
°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS8388BMFS | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVGL | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA68 |
| TS8388BMFSB/T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BVFS | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS8388BCGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS9NB1 | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。