- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382686 > TS8388BCG A/D CONVERTER PDF資料下載
參數(shù)資料
| 型號： | TS8388BCG |
| 英文描述： | A/D CONVERTER |
| 中文描述： | 的A / D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 11/43頁 |
| 文件大?。?/td> | 1530K |
| 代理商： | TS8388BCG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
11
Product Specification
TS8388BG
4.
PACKAGE DESCRIPTION.
4.1.
TS8388BG PIN DESCRIPTION
Symbol
Pin number
Function
GND
A2, A5, B1, B5, B10, C2, C9, D2,
E1, E2, E11, F1, F2, G11, J3, J9,
K2, K3, K4, K5, K10, L2, L5
Ground pins.
To be connected to external ground plane.
V
CC
A4, A6, B2, B4, B6, C3, H1, H2,
L6, L7
+5 V positive supply.
V
EE
A3, B3, G1, G2, J1, J2
5 V analog negative supply
DV
EE
F10, F11
-5 V digital negative supply.
V
IN
L3
In phase (+) analog input signal of the sample and Hold
differential preamplifier.
V
INB
L4
Inverted phase (-) of ECL clock input signal (CLK).
CLK
)
C1
In phase (+) ECL clock input signal. The analog input is sampled
and held on the rising edge of the CLK signal.
CLKB
D1
Inverted phase (-) of ECL clock input signal (CLK).
B0, B1, B2, B3, B4, B5, B6,
B7
A8, A9, A10, D10, H11, J11, K9,
K8
In phase (+) digital outputs.
B0 is the LSB. B7 is the MSB.
B0B, B1B, B2B, B3B, B4B,
B5B, B6B, B7B
B7, B8, B9, C11, G10, H10, L10,
L9
Inverted phase (-) Digital outputs.
B0B is the inverted LSB. B7B is the inverted MSB.
OR
K7
In phase (+) Out of Range Bit.
Out of Range is high on the leading edge of code 0 and code 256.
ORB
L8
Inverted phase (+) of Out of Range Bit (OR).
DR
E10
In phase (+) output of Data Ready Signal.
DRB
D11
Inverted phase (-) output of Data Ready Signal (DR).
GORB
A7
Gray or Binary select output format control pin.
– Binary output format if GORB is floating or V
CC
.
– Gray output format if GORB is connected at ground (0 V).
GAIN
K6
ADC gain adjust pin.
The gain pin is by default grounded, the ADC gain transfer
function is nominally close to one.
DIOD/DRRB
K1
Die function temperature measurement pin and asynchronous
data ready reset active low, single ended ECL input.
V
PLUSD
B11, C10, J10, K11
+ 2.4 V for LVDS output levels otherwise to GND
(1)
NC
A1, A11, L1, L11
Not connected.
Note 1 :
The common mode level of the output buffers is 1.2V below the positive digital supply.
For ECL compatibility the positive digital supply must be set at 0V (ground ).
For LVDS compatibility (output common mode at +1.2V) the positive digital supply must be set at 2.4V.
If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive digital
supply level in the same proportion in order to spare power dissipation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA2100G | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA2100J | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA3000G | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA3000J | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA3001G | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS8388BCGL | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BCGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。