12
0860E–BDC–05/07
TS8388B
e2v semiconductors SAS 2007
5.7
Digital Output Coding
NRZ (Non Return to Zero) mode, ideal coding: does not include gain, offset, and linearity voltage errors.
6.
Package Description
6.1
Pin Description
Table 5-6.
Digital Output Coding
Differential
Analog Input
Voltage Level
Digital Output
Out-of
Range
Binary
GORB = VCC or Floating
Gray
GORB = GND
> +251 mV
> Positive full scale + 1/2 lsb
1 1 1 1 1 1 1 1
1 0 0 0 0 0 0 0
1
+251 mV
+249 mV
Positive full scale + 1/2 lsb
Positive full scale – 1/2 lsb
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 0
1 0 0 0 0 0 0 0
1 0 0 0 0 0 0 1
0
+126 mV
+124 mV
Positive 1/2 scale + 1/2 lsb
Positive 1/2 scale – 1/2 lsb
1 1 0 0 0 0 0 0
1 0 1 1 1 1 1 1
1 0 1 0 0 0 0 0
1 1 1 0 0 0 0 0
0
+1 mV
–1 mV
Bipolar zero + 1/2 lsb
Bipolar zero – 1/2 lsb
1 0 0 0 0 0 0 0
0 1 1 1 1 1 1 1
1 1 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0
–124 mV
–126 mV
Negative 1/2 scale + 1/2 lsb
Negative 1/2 scale – 1/2 lsb
0 1 0 0 0 0 0 0
0 0 1 1 1 1 1 1
0 1 1 0 0 0 0 0
0 0 1 0 0 0 0 0
0
–249 mV
–251 mV
Negative full scale + 1/2 lsb
Negative full scale – 1/2 lsb
0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0
0
< –251 mV
< Negative full scale – 1/2 lsb
0 0 0 0 0 0 0 0
1
Table 6-1.
TS8388BGL Pin Description (CBGA68 Package)
Symbol
Pin number
Function
GND
A2, A5, B1, B5, B10, C2, D2, E1, E2, E11,
F1, F2, G11, K2, K3, K4, K5, K10, L2, L5
Ground pins.
To be connected to external ground plane.
VCC
A4, A6, B2, B4, B6, H1, H2, L6, L7
+5V positive supply.
V
EE
A3, B3, G1, G2, J1, J2
5V analog negative supply.
DV
EE
F10, F11
–5V digital negative supply.
V
IN
L3
In phase (+) analog input signal of the Sample and Hold
differential preamplifier.
V
INB
L4
Inverted phase (-) of ECL clock input signal (CLK).
CLK
C1
In phase (+) ECL clock input signal. The analog input is
sampled and held on the rising edge of the CLK signal.
CLKB
D1
Inverted phase (-) of ECL clock input signal (CLK).
B0, B1, B2, B3, B4,
B5, B6, B7
A8, A9, A10, D10, H11, J11, K9, K8
In phase (+) digital outputs.
B0 is the LSB. B7 is the MSB.